{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,8,11]],"date-time":"2024-08-11T23:08:14Z","timestamp":1723417694963},"reference-count":35,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2016,11,29]],"date-time":"2016-11-29T00:00:00Z","timestamp":1480377600000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Sci. China Inf. Sci."],"published-print":{"date-parts":[[2017,1]]},"DOI":"10.1007\/s11432-015-0764-7","type":"journal-article","created":{"date-parts":[[2016,12,6]],"date-time":"2016-12-06T00:58:39Z","timestamp":1480985919000},"update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":7,"title":["Evaluating the impacts of hugepage on virtual machines"],"prefix":"10.1007","volume":"60","author":[{"given":"Xiaolin","family":"Wang","sequence":"first","affiliation":[]},{"given":"Taowei","family":"Luo","sequence":"additional","affiliation":[]},{"given":"Jingyuan","family":"Hu","sequence":"additional","affiliation":[]},{"given":"Zhenlin","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Yingwei","family":"Luo","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2016,11,29]]},"reference":[{"key":"764_CR1","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/1186736.1186737","volume":"34","author":"J L Henning","year":"2006","unstructured":"Henning J L. SPEC CPU2006 benchmark descriptions. ACM SIGARCH Comput Architect News, 2006, 34: 1\u201317","journal-title":"ACM SIGARCH Comput Architect News"},{"key":"764_CR2","doi-asserted-by":"crossref","first-page":"72","DOI":"10.1145\/1454115.1454128","volume-title":"Proceedings of the 17th International Conference on Parallel Architectures and Compilation Techniques","author":"C Bienia","year":"2008","unstructured":"Bienia C, Kumar S, Singh J P, et al. The parsec benchmark suite: characterization and architectural implications. In: Proceedings of the 17th International Conference on Parallel Architectures and Compilation Techniques. New York: ACM, 2008. 72\u201381"},{"key":"764_CR3","doi-asserted-by":"crossref","first-page":"26","DOI":"10.1145\/1353535.1346286","volume":"42","author":"R Bhargava","year":"2008","unstructured":"Bhargava R, Serebrin B, Spadini F, et al. Accelerating two-dimensional page walks for virtualized systems. ACM SIGOPS Oper Syst Rev, 2008, 42: 26\u201335","journal-title":"ACM SIGOPS Oper Syst Rev"},{"key":"764_CR4","volume-title":"Proceedings of the 15th IEEE\/ACM International Symposium on Cluster, Cloud and Grid Computing (CCGrid). Washington, DC: IEEE","author":"T W Luo","year":"2015","unstructured":"Luo T W, Wang X L, Hu J Y, et al. Improving TLB performance by increasing hugepage ratio. In: Proceedings of the 15th IEEE\/ACM International Symposium on Cluster, Cloud and Grid Computing (CCGrid). Washington, DC: IEEE, 2015"},{"key":"764_CR5","first-page":"8","volume-title":"Proceedings of USENIX Annual Technical Conference. Berkeley: USENIX Association Berkeley","author":"N Ganapathy","year":"1998","unstructured":"Ganapathy N, Schimmel C. General purpose operating system support for multiple page sizes. In: Proceedings of USENIX Annual Technical Conference. Berkeley: USENIX Association Berkeley, 1998. 8"},{"key":"764_CR6","doi-asserted-by":"crossref","first-page":"89","DOI":"10.1145\/844128.844138","volume":"36","author":"J Navarro","year":"2002","unstructured":"Navarro J, Iyer S, Druschel P, et al. Practical, transparent operating system support for superpages. ACM SIGOPS Oper Syst Rev, 2002, 36: 89\u2013104","journal-title":"ACM SIGOPS Oper Syst Rev"},{"key":"764_CR7","first-page":"75","volume":"2","author":"H J Lu","year":"2006","unstructured":"Lu H J, Seth R, Doshi K, et al. Using hugetlbfs for mapping application text regions. In: Proceedings of the Linux Symposium, Ottawa, 2006. 2: 75\u201382","journal-title":"Proceedings of the Linux Symposium, Ottawa"},{"key":"764_CR8","doi-asserted-by":"crossref","first-page":"176","DOI":"10.1145\/223982.224419","volume-title":"Proceedings of the 22nd Annual International Symposium on Computer Architecture","author":"T H Romer","year":"1995","unstructured":"Romer T H, Ohlrich W H, Karlin A R, et al. Reducing tlb and memory overhead using online superpage promotion. In: Proceedings of the 22nd Annual International Symposium on Computer Architecture. New York: ACM, 1995. 176\u2013187"},{"key":"764_CR9","first-page":"223","volume-title":"Proceedings of IEEE 21st International Symposium on High Performance Computer Architecture (HPCA), Burlingame","author":"Y Du","year":"2015","unstructured":"Du Y, Zhou M, Childers B R, et al. Supporting superpages in non-contiguous physical memory. In: Proceedings of IEEE 21st International Symposium on High Performance Computer Architecture (HPCA), Burlingame, 2015. 223\u2013234"},{"key":"764_CR10","doi-asserted-by":"crossref","first-page":"204","DOI":"10.1145\/279361.279388","volume":"26","author":"M Swanson","year":"1998","unstructured":"Swanson M, Stoller L, Carter J. Increasing TLB reach using super backed by shadow memory. ACM SIGARCH Comput Architect News, 1998, 26: 204\u2013213","journal-title":"ACM SIGARCH Comput Architect News"},{"key":"764_CR11","doi-asserted-by":"crossref","first-page":"171","DOI":"10.1145\/195470.195531","volume":"29","author":"M Talluri","year":"1994","unstructured":"Talluri M, Hill M D. Surpassing the TLB performance of super with less operating system support. ACM SIGPLAN Notices, 1994, 29: 171\u2013182","journal-title":"ACM SIGPLAN Notices"},{"key":"764_CR12","doi-asserted-by":"crossref","first-page":"383","DOI":"10.1145\/2540708.2540741","volume-title":"Proceedings of the 46th Annual IEEE\/ACM International Symposium on Microarchitecture","author":"A Bhattacharjee","year":"2013","unstructured":"Bhattacharjee A. Large-reach memory management unit caches. In: Proceedings of the 46th Annual IEEE\/ACM International Symposium on Microarchitecture. New York: ACM, 2013. 383\u2013394"},{"key":"764_CR13","first-page":"62","volume-title":"Proceedings of IEEE 17th International Symposium on High Performance Computer Architecture (HPCA). Washington, DC: IEEE","author":"A Bhattacharjee","year":"2011","unstructured":"Bhattacharjee A, Lustig D, Martonosi M. Shared last-level tlbs for chip multiprocessors. In: Proceedings of IEEE 17th International Symposium on High Performance Computer Architecture (HPCA). Washington, DC: IEEE, 2011. 62\u201363"},{"key":"764_CR14","first-page":"2","volume":"10","author":"D Lustig","year":"2013","unstructured":"Lustig D, Bhattacharjee A, Martonosi M. TLB improvements for chip multiprocessors: inter-core cooperative prefetchers and shared last-level TLBs. ACM Trans Architect Code Optim, 2013, 10: 2","journal-title":"ACM Trans Architect Code Optim"},{"key":"764_CR15","doi-asserted-by":"crossref","first-page":"313","DOI":"10.1109\/MICRO.2010.26","volume-title":"Proceedings of the 2010 43rd Annual IEEE\/ACM International Symposium on Microarchitecture. Washington, DC: IEEE","author":"S Srikantaiah","year":"2010","unstructured":"Srikantaiah S, Kandemir M. Synergistic tlbs for high performance address translation in chip multiprocessors. In: Proceedings of the 2010 43rd Annual IEEE\/ACM International Symposium on Microarchitecture. Washington, DC: IEEE, 2010. 313\u2013324"},{"key":"764_CR16","doi-asserted-by":"crossref","first-page":"48","DOI":"10.1145\/1816038.1815970","volume":"38","author":"T W Barr","year":"2010","unstructured":"Barr T W, Cox A L, Rixner S. Translation caching: skip, don\u2019t walk (the page table). ACM SIGARCH Comput Architect News, 2010, 38: 48\u201359","journal-title":"ACM SIGARCH Comput Architect News"},{"key":"764_CR17","doi-asserted-by":"crossref","first-page":"307","DOI":"10.1145\/2000064.2000101","volume-title":"Proceedings of the 38th Annual International Symposium on Computer Architecture (ISCA)","author":"T W Barr","year":"2011","unstructured":"Barr T W, Cox A L, Rixner S. SpecTLB: a mechanism for speculative address translation. In: Proceedings of the 38th Annual International Symposium on Computer Architecture (ISCA). New York: ACM, 2011. 307\u2013317"},{"key":"764_CR18","first-page":"210","volume-title":"Proceedings of IEEE 21st International Symposium on High Performance Computer Architecture (HPCA), Burlingame","author":"M-M Papadopoulou","year":"2015","unstructured":"Papadopoulou M-M, Tong X, Seznec A, et al. Prediction-based superpage-friendly TLB designs. In: Proceedings of IEEE 21st International Symposium on High Performance Computer Architecture (HPCA), Burlingame, 2015. 210\u2013222"},{"key":"764_CR19","doi-asserted-by":"crossref","first-page":"237","DOI":"10.1145\/2508148.2485943","volume":"41","author":"A Basu","year":"2013","unstructured":"Basu A, Gandhi J, Chang J C, et al. Efficient virtual memory for big memory servers. ACM SIGARCH Comput Architect News, 2013, 41: 237\u2013248","journal-title":"ACM SIGARCH Comput Architect News"},{"key":"764_CR20","doi-asserted-by":"crossref","first-page":"66","DOI":"10.1145\/2749469.2749471","volume-title":"Proceedings of the 42nd Annual International Symposium on Computer Architecture","author":"V Karakostas","year":"2015","unstructured":"Karakostas V, Gandhi J, Ayar F, et al. Redundant memory mappings for fast access to large memories. In: Proceedings of the 42nd Annual International Symposium on Computer Architecture. New York: ACM, 2015. 66\u201378"},{"key":"764_CR21","doi-asserted-by":"crossref","first-page":"63","DOI":"10.1109\/HPCA.2001.903252","volume-title":"Proceedings of the 7th International Symposium on High-Performance Computer Architecture (HPCA). Washington, DC: IEEE","author":"Z Fang","year":"2001","unstructured":"Fang Z, Zhang L X, Carter J B, et al. Reevaluating online superpage promotion with hardware support. In: Proceedings of the 7th International Symposium on High-Performance Computer Architecture (HPCA). Washington, DC: IEEE, 2001. 63\u201372"},{"key":"764_CR22","doi-asserted-by":"crossref","first-page":"117","DOI":"10.1145\/342001.339666","volume":"28","author":"A Saulsbury","year":"2000","unstructured":"Saulsbury A, Dahlgren F, Stenstr\u00f6m P. Recency-based TLB preloading. ACM SIGARCH Comput Architect News, 2000, 28: 117\u2013127","journal-title":"ACM SIGARCH Comput Architect News"},{"key":"764_CR23","doi-asserted-by":"crossref","first-page":"195","DOI":"10.1145\/545214.545237","volume":"30","author":"G B Kandiraju","year":"2002","unstructured":"Kandiraju G B, Sivasubramaniam A. Going the distance for TLB prefetching: an application-driven study. ACM SIGARCH Comput Architect News, 2002, 30: 195\u2013206","journal-title":"ACM SIGARCH Comput Architect News"},{"key":"764_CR24","doi-asserted-by":"crossref","first-page":"29","DOI":"10.1109\/PACT.2009.26","volume-title":"Proceedings of the 18th International Conference on Parallel Architectures and Compilation Techniques (PACT\u201909). Washington, DC: IEEE","author":"A Bhattacharjee","year":"2009","unstructured":"Bhattacharjee A, Martonosi M. Characterizing the TLB behavior of emerging parallel workloads on chip multiprocessors. In: Proceedings of the 18th International Conference on Parallel Architectures and Compilation Techniques (PACT\u201909). Washington, DC: IEEE, 2009. 29\u201340"},{"key":"764_CR25","doi-asserted-by":"crossref","first-page":"359","DOI":"10.1145\/1735970.1736060","volume":"38","author":"A Bhattacharjee","year":"2010","unstructured":"Bhattacharjee A, Martonosi M. Inter-core cooperative TLB for chip multiprocessors. ACM SIGARCH Comput Architect News, 2010, 38: 359\u2013370","journal-title":"ACM SIGARCH Comput Architect News"},{"key":"764_CR26","doi-asserted-by":"crossref","first-page":"2","DOI":"10.1145\/1168918.1168860","volume":"41","author":"K Adams","year":"2006","unstructured":"Adams K, Agesen O. A comparison of software and hardware techniques for x86 virtualization. ACM SIGPLAN Notices, 2006, 41: 2\u201313","journal-title":"ACM SIGPLAN Notices"},{"key":"764_CR27","volume-title":"Performance evaluation of Intel EPT hardware assist","author":"N Bhatia","year":"2009","unstructured":"Bhatia N. Performance evaluation of Intel EPT hardware assist. VMware, Inc, 2009. http:\/\/www.vmware.com\/techpapers\/2009\/performance-evaluation-of-intel-ept-hardware-assis-1000.html"},{"key":"764_CR28","first-page":"19","volume-title":"VMware Technical J","author":"J Buell","year":"2013","unstructured":"Buell J, Hecht D, Heo J, et al. Methodology for performance analysis of VMware vSphere under Tier-1 applications. VMware Technical J, 2013. 19"},{"key":"764_CR29","doi-asserted-by":"crossref","first-page":"476","DOI":"10.1145\/2366231.2337214","volume":"40","author":"J Ahn","year":"2012","unstructured":"Ahn J, Jin S, Huh J. Revisiting hardware-assisted page walks for virtualized systems. ACM SIGARCH Comput Architect News, 2012, 40: 476\u2013487","journal-title":"ACM SIGARCH Comput Architect News"},{"key":"764_CR30","first-page":"178","volume-title":"Proceedings of the 47th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). Washington, DC: IEEE","author":"J Gandhi","year":"2014","unstructured":"Gandhi J, Basu A, Hill M D, et al. Efficient memory virtualization. In: Proceedings of the 47th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). Washington, DC: IEEE, 2014. 178\u2013189"},{"key":"764_CR31","first-page":"7","volume-title":"Proceedings of the Linux Symposium, Ottawa","author":"A S Gadre","year":"2011","unstructured":"Gadre A S, Kabra K, Vasani A, et al. X-xen: huge page support in xen. In: Proceedings of the Linux Symposium, Ottawa, 2011. 7"},{"key":"764_CR32","unstructured":"Pham B, Vesely J, Loh G H, et al. Using TLB Speculation to Overcome Page Splintering in Virtual Machines. Technical Report DCS-TR-7132015. Rutgers University, 2015"},{"key":"764_CR33","doi-asserted-by":"crossref","first-page":"217","DOI":"10.1145\/2007477.1952710","volume":"46","author":"X L Wang","year":"2011","unstructured":"Wang X L, Zang J R, Wang Z L, et al. Selective hardware\/software memory virtualization. ACM SIGPLAN Notices, 2011, 46: 217\u2013226","journal-title":"ACM SIGPLAN Notices"},{"key":"764_CR34","first-page":"48","volume":"10","author":"X L Wang","year":"2013","unstructured":"Wang X L, Weng L M, Wang Z L, et al. Revisiting memory management on virtualized environments. ACM Trans Architect Optim, 2013, 10: 48","journal-title":"ACM Trans Architect Optim"},{"key":"764_CR35","doi-asserted-by":"crossref","first-page":"120","DOI":"10.1145\/2485922.2485933","volume-title":"Proceedings of the 40th Annual International Symposium on Computer Architecture","author":"X T Chang","year":"2013","unstructured":"Chang X T, Franke H, Ge Y, et al. Improving virtualization in the presence of software managed translation lookaside buffers. In: Proceedings of the 40th Annual International Symposium on Computer Architecture. New York: ACM, 2013. 120\u2013129"}],"container-title":["Science China Information Sciences"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11432-015-0764-7.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11432-015-0764-7\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11432-015-0764-7.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,16]],"date-time":"2022-07-16T10:06:08Z","timestamp":1657965968000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11432-015-0764-7"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,11,29]]},"references-count":35,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2017,1]]}},"alternative-id":["764"],"URL":"https:\/\/doi.org\/10.1007\/s11432-015-0764-7","relation":{},"ISSN":["1674-733X","1869-1919"],"issn-type":[{"value":"1674-733X","type":"print"},{"value":"1869-1919","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,11,29]]},"article-number":"012103"}}