{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,13]],"date-time":"2026-03-13T12:05:32Z","timestamp":1773403532670,"version":"3.50.1"},"reference-count":37,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2015,10,30]],"date-time":"2015-10-30T00:00:00Z","timestamp":1446163200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Sci. China Inf. Sci."],"published-print":{"date-parts":[[2016,1]]},"DOI":"10.1007\/s11432-015-5431-6","type":"journal-article","created":{"date-parts":[[2015,10,30]],"date-time":"2015-10-30T11:09:54Z","timestamp":1446203394000},"page":"1-8","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":9,"title":["An introduction to CPU and DSP design in China","\u4e2d\u56fd\u5904\u7406\u5668\u548c\u6570\u5b57\u4fe1\u53f7\u5904\u7406\u82af\u7247\u8bbe\u8ba1\u4ecb\u7ecd"],"prefix":"10.1007","volume":"59","author":[{"given":"Weiwu","family":"Hu","sequence":"first","affiliation":[]},{"given":"Yifu","family":"Zhang","sequence":"additional","affiliation":[]},{"given":"Jie","family":"Fu","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2015,10,30]]},"reference":[{"key":"5431_CR1","doi-asserted-by":"crossref","first-page":"17","DOI":"10.1109\/MM.2009.30","volume":"29","author":"W W Hu","year":"2009","unstructured":"Hu W W, Wang J, Gao X, et al. Godson-3: a scalable multicore risc processor with x86 emulation. IEEE Micro, 2009, 29: 17\u201329","journal-title":"IEEE Micro"},{"key":"5431_CR2","doi-asserted-by":"crossref","first-page":"1077","DOI":"10.3724\/SP.J.1001.2009.03636","volume":"20","author":"Y Q Huang","year":"2009","unstructured":"Huang Y Q, Zhu Y, Ju P J, et al. Functional verification of \u201cShenwei-1\u201d high performance microprocessor. J Softw, 2009, 20: 1077\u20131086","journal-title":"J Softw"},{"key":"5431_CR3","doi-asserted-by":"crossref","first-page":"210","DOI":"10.1145\/1250662.1250689","volume-title":"Proceedings of the 34th Annual International Symposium on Computer Architecture, San Diego","author":"X J Yang","year":"2007","unstructured":"Yang X J, Yan X B, Xing Z C, et al. A 64-bit stream processor architecture for scientific applications. In: Proceedings of the 34th Annual International Symposium on Computer Architecture, San Diego, 2007. 210\u2013219"},{"key":"5431_CR4","doi-asserted-by":"crossref","first-page":"457","DOI":"10.1360\/zf2015-45-4-457","volume":"45","author":"W W Hu","year":"2015","unstructured":"Hu W W, Xiao L M, An H. Editor\u2019s note (in Chinese). Sci Sin Inform, 2015, 45: 457\u2013458","journal-title":"Sci Sin Inform"},{"key":"5431_CR5","doi-asserted-by":"crossref","first-page":"459","DOI":"10.1360\/N112014-00300","volume":"45","author":"W W Hu","year":"2015","unstructured":"Hu W W, Jin G J, Wang W X, et al. LoongISA for compatibility with mainstream instruction set architecture (in Chinese). Sci Sin Inform, 2015, 45: 459\u2013479","journal-title":"Sci Sin Inform"},{"key":"5431_CR6","doi-asserted-by":"crossref","first-page":"480","DOI":"10.1360\/N112014-00292","volume":"45","author":"R Y Wu","year":"2015","unstructured":"Wu R Y, Wang W X, Wang H D, et al. Design of Loongson GS464E processor architecture (in Chinese). Sci Sin Inform, 2015, 45: 480\u2013500","journal-title":"Sci Sin Inform"},{"key":"5431_CR7","doi-asserted-by":"crossref","first-page":"501","DOI":"10.1360\/N112014-00294","volume":"45","author":"X Yang","year":"2015","unstructured":"Yang X, Fan Y C, Fan B X. Loongson X-CPU radiation hardening by design (in Chinese). Sci Sin Inform, 2015, 45: 501\u2013512","journal-title":"Sci Sin Inform"},{"key":"5431_CR8","doi-asserted-by":"crossref","first-page":"513","DOI":"10.1360\/N112014-00295","volume":"45","author":"X D Hu","year":"2015","unstructured":"Hu X D, Yang J X, Zhu Y. Shenwei-1600: a high-performance multi-core microprocessor (in Chinese). Sci Sin Inform, 2015, 45: 513\u2013522","journal-title":"Sci Sin Inform"},{"key":"5431_CR9","doi-asserted-by":"crossref","first-page":"523","DOI":"10.1360\/N112014-00299","volume":"45","author":"F Zheng","year":"2015","unstructured":"Zheng F, Xu Y, Li H L, et al. A homegrown many-core processor architecture for high-performance computing (in Chinese). Sci Sin Inform, 2015, 45: 523\u2013534","journal-title":"Sci Sin Inform"},{"key":"5431_CR10","doi-asserted-by":"crossref","first-page":"535","DOI":"10.1360\/N112014-00296","volume":"45","author":"X D Hu","year":"2015","unstructured":"Hu X D, Ju P J, Zhu Y, et al. Hierarchical and reusable simulation environment for high-performance processor verification (in Chinese). Sci Sin Inform, 2015, 45: 535\u2013547","journal-title":"Sci Sin Inform"},{"key":"5431_CR11","doi-asserted-by":"crossref","first-page":"548","DOI":"10.1360\/N112014-00297","volume":"45","author":"X Wang","year":"2015","unstructured":"Wang X, Ke X M. Design of a hierarchical clock distribution network with low clock skew and tolerance for process variations (in Chinese). Sci Sin Inform, 2015, 45: 548\u2013559","journal-title":"Sci Sin Inform"},{"key":"5431_CR12","doi-asserted-by":"crossref","first-page":"560","DOI":"10.1360\/N112014-00298","volume":"45","author":"S M Chen","year":"2015","unstructured":"Chen S M, Liu S, Wan J H, et al. Coordinate multi-core DSP YHFT-QMBase: architecture and implementation (in Chinese). Sci Sin Inform, 2015, 45: 560\u2013573","journal-title":"Sci Sin Inform"},{"key":"5431_CR13","doi-asserted-by":"crossref","first-page":"574","DOI":"10.1360\/N112014-00379","volume":"45","author":"Y Hong","year":"2015","unstructured":"Hong Y, Fang T L, Zhao B, et al. BWDSP100 and its applications (in Chinese). Sci Sin Inform, 2015, 45: 574\u2013586","journal-title":"Sci Sin Inform"},{"key":"5431_CR14","first-page":"76","volume-title":"Proceedings of IEEE International Solid-State Circuits Conference Digest of Technical Papers. San Francisco: IEEE","author":"W W Hu","year":"2011","unstructured":"Hu W W, Wang R, Chen Y J, et al. Godson-3B: a 1 GHz 40 W 8-core 128GFLOPS processor in 65 nm CMOS. In: Proceedings of IEEE International Solid-State Circuits Conference Digest of Technical Papers. San Francisco: IEEE, 2011. 76\u201378"},{"key":"5431_CR15","first-page":"54","volume-title":"Proceedings of IEEE International Solid-State Circuits Conference Digest of Technical Papers. San Francisco: IEEE","author":"W W Hu","year":"2013","unstructured":"Hu W W, Zhang Y F, Yang L, et al. Godson-3B1500: a 32 nm 1.35 GHz 40W 172.8 GFLOPS 8-core processor. In: Proceedings of IEEE International Solid-State Circuits Conference Digest of Technical Papers. San Francisco: IEEE, 2013. 54\u201355"},{"key":"5431_CR16","doi-asserted-by":"crossref","first-page":"41","DOI":"10.1109\/JSSC.2013.2284649","volume":"49","author":"W W Hu","year":"2014","unstructured":"Hu W W, Yang L, Fan B X, et al. An 8-core MIPS-compatible processor in 32\/28 nm bulk CMOS. IEEE J Solid-State Circ, 2014, 49: 41\u201349","journal-title":"IEEE J Solid-State Circ"},{"key":"5431_CR17","doi-asserted-by":"crossref","first-page":"243","DOI":"10.1007\/s11390-005-0243-6","volume":"20","author":"W W Hu","year":"2005","unstructured":"Hu W W, Zhang F X, Li Z S. Microarchitecture of the Godson-2 processor. J Comput Sci Technol, 2005, 20: 243\u2013249","journal-title":"J Comput Sci Technol"},{"key":"5431_CR18","doi-asserted-by":"crossref","first-page":"1903","DOI":"10.1109\/TNS.2008.2000480","volume":"55","author":"R C Lacoe","year":"2008","unstructured":"Lacoe R C. Improving integrated circuit performance through the application of hardness-by-design methodology. IEEE Trans Nucl Sci, 2008, 55: 1903\u20131925","journal-title":"IEEE Trans Nucl Sci"},{"key":"5431_CR19","doi-asserted-by":"crossref","first-page":"43","DOI":"10.1109\/MC.2005.70","volume":"38","author":"S Mitra","year":"2005","unstructured":"Mitra S, Seifert N, Zhang M, et al. Robust system design with built-in soft-error resilience. Computer, 2005, 38: 43\u201352","journal-title":"Computer"},{"key":"5431_CR20","first-page":"117","volume-title":"Proceedings of the 19th Annual IEEE International Symposium on Modeling, Analysis, and Simulation of Computer and Telecommunication Systems, Singapore","author":"H Jung","year":"2011","unstructured":"Jung H, Ju M, Che H A. A theoretical framework for design space exploration of manycore processors. In: Proceedings of the 19th Annual IEEE International Symposium on Modeling, Analysis, and Simulation of Computer and Telecommunication Systems, Singapore, 2011. 117\u2013125"},{"key":"5431_CR21","first-page":"365","volume-title":"Proceedings of International Conference on High Performance Computing and Simulation (HPCS), Madrid","author":"A Duran","year":"2012","unstructured":"Duran A, Klemm M. The intel many integrated core architecture. In: Proceedings of International Conference on High Performance Computing and Simulation (HPCS), Madrid, 2012. 365\u2013366"},{"key":"5431_CR22","doi-asserted-by":"crossref","first-page":"10","DOI":"10.1109\/MM.2009.9","volume":"29","author":"L Seiler","year":"2009","unstructured":"Seiler L, Carmean D, Sprangle E, et al. Larrabee: a many-core x86 architecture for visual computing. IEEE Micro, 2009, 29: 10\u201321","journal-title":"IEEE Micro"},{"key":"5431_CR23","doi-asserted-by":"crossref","first-page":"129","DOI":"10.1145\/2000064.2000080","volume-title":"Proceedings of the 38th Annual International Symposium on Computer Architecture, San Jose","author":"Y Lee","year":"2011","unstructured":"Lee Y, Avizienis R, Bishara A, et al. Exploring the tradeoffs between programmability and efficiency in data-parallel accelerators. In: Proceedings of the 38th Annual International Symposium on Computer Architecture, San Jose, 2011. 129\u2013140"},{"key":"5431_CR24","first-page":"128","volume-title":"Proceedings of the 36th Annual International Symposium on Computer Architecture, Austin","author":"M Woh","year":"2009","unstructured":"Woh M, Seo S, Mahlke S, et al. AnySP: anytime anywhere anyway signal processing. In: Proceedings of the 36th Annual International Symposium on Computer Architecture, Austin, 2009. 128\u2013139"},{"key":"5431_CR25","first-page":"21","volume-title":"Proceedings of the 23rd Hot Chips Conference, Memorial Auditorium. Palo Alto: Standford University Press","author":"C Rowen","year":"2011","unstructured":"Rowen C, Nicolaescu D, Ravindran R. The world\u2019s fastest DSP core: breaking the 100 GMAC\/s barrier. In: Proceedings of the 23rd Hot Chips Conference, Memorial Auditorium. Palo Alto: Standford University Press, 2011. 21\u201323"},{"key":"5431_CR26","first-page":"14","volume-title":"DSP Application and Development Base on TMS320C6200 Series","author":"X W Zhao","year":"2002","unstructured":"Zhao X W. DSP Application and Development Base on TMS320C6200 Series. Beijing: Publishing House of Posts & Telecom Press, 2002. 14\u201317"},{"key":"5431_CR27","volume-title":"DSP Principle and Application Design of ADSP TS20XS Series","author":"S M Liu","year":"2007","unstructured":"Liu S M, Luo Y J. DSP Principle and Application Design of ADSP TS20XS Series. Beijing: Publishing House of Electronics Industry, 2007"},{"key":"5431_CR28","first-page":"14","volume-title":"TMS320C6678","author":"Texas Instruments Incorporated.","year":"2010","unstructured":"Texas Instruments Incorporated. Multicore Fixed and Floating-Point Digital Signal Processor. TMS320C6678, 2010. 14\u201315"},{"key":"5431_CR29","first-page":"1","volume":"26","author":"G Ottoni","year":"2011","unstructured":"Ottoni G, Hartin T, Weaver C, et al. Harmonia: a transparent, efficient, and harmonious dynamic binary translator targeting the Intel architecture. In: Proceedings of the 8th ACM International Conference on Computing Frontiers, New York, 2011, 26: 1\u201310","journal-title":"Proceedings of the 8th ACM International Conference on Computing Frontiers, New York"},{"key":"5431_CR30","doi-asserted-by":"crossref","first-page":"120","DOI":"10.1145\/2485922.2485933","volume-title":"Proceedings of the 40th Annual International Symposium on Computer Architecture, New York","author":"X Chang","year":"2013","unstructured":"Chang X, Franke H, Ge Y, et al. Improving virtualization in the presence of software managed translation lookaside buffers. In: Proceedings of the 40th Annual International Symposium on Computer Architecture, New York, 2013. 120\u2013129"},{"key":"5431_CR31","first-page":"305","volume-title":"Proceedings of IEEE International Conference on Computer Design, Lake Tahoe","author":"W W Hu","year":"2009","unstructured":"Hu W W, Liu Q, Wang J, et al. Efficient binary translation system with low hardware cost. In: Proceedings of IEEE International Conference on Computer Design, Lake Tahoe, 2009. 305\u2013312"},{"key":"5431_CR32","doi-asserted-by":"crossref","first-page":"299","DOI":"10.1145\/103516.103519","volume":"38","author":"R E Bryant","year":"1991","unstructured":"Bryant R E. A methodology for hardware verification based on logic simulation. J ACM, 1991, 38: 299\u2013328","journal-title":"J ACM"},{"key":"5431_CR33","first-page":"1295","volume":"51","author":"Y Zhu","year":"2014","unstructured":"Zhu Y, Chen C, Li Y Z, et al. Design and implementation of FPGA verification platform for multi-core processor. J Comput Res Dev, 2014, 51: 1295\u20131303","journal-title":"J Comput Res Dev"},{"key":"5431_CR34","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1147\/JRD.2011.2117370","volume":"55","author":"K D Schubert","year":"2011","unstructured":"Schubert K D, Roesner W, Ludden J M, et al. Functional verification of the IBM POWER7 microprocessor and POWER7 multiprocessor systems. IBM J Res Dev, 2011, 55: 1\u201310","journal-title":"IBM J Res Dev"},{"key":"5431_CR35","first-page":"2641","volume":"7","author":"A Sagahyroon","year":"2012","unstructured":"Sagahyroon A, Lakkaraj G, Karunaratne M. Verification components reuse. J Comput, 2012, 7: 2641\u20132649","journal-title":"J Comput"},{"key":"5431_CR36","volume-title":"Addressing the Power-Performance IC Design Conundrum-A Novel Clock Design Technique to Reduce Power and Increase Performance","author":"Cyclos Semiconductor.","year":"2012","unstructured":"Cyclos Semiconductor. Addressing the Power-Performance IC Design Conundrum-A Novel Clock Design Technique to Reduce Power and Increase Performance, 2012"},{"key":"5431_CR37","doi-asserted-by":"crossref","first-page":"523","DOI":"10.1109\/TVLSI.2011.2104982","volume":"20","author":"A Chattopadhyay","year":"2012","unstructured":"Chattopadhyay A, Zilic Z. Flexible and reconfigurable mismatch-tolerant serial clock distribution networks. IEEE Trans VL SI Syst, 2012, 20: 523\u2013536","journal-title":"IEEE Trans VL SI Syst"}],"container-title":["Science China Information Sciences"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11432-015-5431-6.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11432-015-5431-6\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11432-015-5431-6","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,24]],"date-time":"2022-05-24T21:11:48Z","timestamp":1653426708000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11432-015-5431-6"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,10,30]]},"references-count":37,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2016,1]]}},"alternative-id":["5431"],"URL":"https:\/\/doi.org\/10.1007\/s11432-015-5431-6","relation":{},"ISSN":["1674-733X","1869-1919"],"issn-type":[{"value":"1674-733X","type":"print"},{"value":"1869-1919","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,10,30]]}}}