{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,3]],"date-time":"2022-04-03T20:33:33Z","timestamp":1649018013424},"reference-count":24,"publisher":"Springer Science and Business Media LLC","issue":"4","license":[{"start":{"date-parts":[[2016,1,15]],"date-time":"2016-01-15T00:00:00Z","timestamp":1452816000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Sci. China Inf. Sci."],"published-print":{"date-parts":[[2016,4]]},"DOI":"10.1007\/s11432-015-5440-5","type":"journal-article","created":{"date-parts":[[2016,1,18]],"date-time":"2016-01-18T22:41:26Z","timestamp":1453156886000},"update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["LSB page refresh based retention error recovery scheme for MLC NAND Flash"],"prefix":"10.1007","volume":"59","author":[{"given":"Haozhi","family":"Ma","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lifang","family":"Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Liyang","family":"Pan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jun","family":"Xu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2016,1,15]]},"reference":[{"key":"5440_CR1","first-page":"328","volume-title":"IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC). San Francisco: IEEE","author":"S. Choi","year":"2014","unstructured":"Choi S, Kim D, Choi S, et al. 19.2 A 93.4 mm2 64 GB MLC NAND-flash memory with 16 nm CMOS technology. In: IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC). San Francisco: IEEE, 2014. 328\u2013329"},{"key":"5440_CR2","first-page":"326","volume-title":"IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC). San Francisco: IEEE","author":"M. Helm","year":"2014","unstructured":"Helm M, Park J K, Ghalam A, et al. 19.1 A 128 Gb MLC NAND-flash device using 16 nm planar cell. In: IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC). San Francisco: IEEE, 2014. 326\u2013327"},{"key":"5440_CR3","first-page":"1","volume-title":"IEEE International Memory Workshop","author":"Y. Koh","year":"2009","unstructured":"Koh Y. NAND flash scaling beyond 20 nm. In: IEEE International Memory Workshop, IMW\u201909. Monterey: IEEE, 2009. 1\u20133"},{"key":"5440_CR4","volume-title":"Flash Memory Summit","author":"J. H. Yoon","year":"2012","unstructured":"Yoon J H, Tressler G A. Advanced flash technology status, scaling trends & implications to enterprise SSD technology enablement. In: Flash Memory Summit, Santa Clara, 2012"},{"key":"5440_CR5","doi-asserted-by":"crossref","first-page":"1139","DOI":"10.1109\/LED.2013.2271351","volume":"34","author":"D. Kang","year":"2013","unstructured":"Kang D, Lee K, Seo S, et al. Generation dependence of retention characteristics in extremely scaled NAND flash memory. IEEE Electron Device Lett, 2013, 34: 1139\u20131141","journal-title":"IEEE Electron Device Lett"},{"key":"5440_CR6","first-page":"222","volume-title":"IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC). San Francisco: IEEE","author":"K. C. Ho","year":"2013","unstructured":"Ho K C, Fang P C, Li H P, et al. A 45 nm 6b\/cell charge-trapping flash memory using LDPC-based ECC and drift-immune soft-sensing engine. In: IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC). San Francisco: IEEE, 2013. 222\u2013223"},{"key":"5440_CR7","doi-asserted-by":"crossref","first-page":"2412","DOI":"10.1109\/TCSI.2013.2244361","volume":"60","author":"G. Dong","year":"2013","unstructured":"Dong G, Xie N, Zhang T. Enabling NAND Flash memory use soft-decision error correction codes at minimal read latency overhead. IEEE Trans Circuits Syst I Regular Papers, 2013, 60: 2412\u20132421","journal-title":"IEEE Trans Circuits Syst I Regular Papers"},{"key":"5440_CR8","first-page":"23","volume":"112","author":"S. Tanakamaru","year":"2012","unstructured":"Tanakamaru S, Yanagihara Y, Takeuchi K. Over-10x-Extended-Lifetime 76%-Reduced-Error Solid-State Drives (SSDs) with Error-Prediction LDPC Architecture and Error-Recovery Scheme (Invited Talk). Technical Report Ieice Icd, 2012, 112: 23\u201328","journal-title":"Technical Report Ieice Icd"},{"key":"5440_CR9","doi-asserted-by":"crossref","first-page":"2920","DOI":"10.1109\/JSSC.2013.2280078","volume":"48","author":"S. Tanakamaru","year":"2013","unstructured":"Tanakamaru S, Yanagihara Y, Takeuchi K. Error-prediction LDPC and error-recovery schemes for highly reliable solid-state crives (SSDs). IEEE J Solid-State Circ, 2013, 48: 2920\u20132933","journal-title":"IEEE J Solid-State Circ"},{"key":"5440_CR10","volume-title":"IEEE International Reliability Physics Symposium (IRPS). Anaheim: IEEE","author":"S. Tanakamaru","year":"2013","unstructured":"Tanakamaru S, Doi M, Takeuchi K. Error-prediction analyses in 1X, 2X and 3X nm NAND flash memories for systemlevel reliability improvement of solid-state drives (SSDs). In: IEEE International Reliability Physics Symposium (IRPS). Anaheim: IEEE, 2013. 3B.3.1\u20133B.3.6"},{"key":"5440_CR11","first-page":"1","volume-title":"International Symposium on Next-Generation Electronics (ISNE). Kwei-Shan: IEEE","author":"H. Ma","year":"2014","unstructured":"Ma H, Zou H, Pan L, et al. MLC nand flash retention error recovery scheme through word line program disturbance. In: International Symposium on Next-Generation Electronics (ISNE). Kwei-Shan: IEEE, 2014. 1\u20132"},{"key":"5440_CR12","doi-asserted-by":"crossref","first-page":"19","DOI":"10.1007\/978-90-481-9431-5_2","volume-title":"Inside NAND Flash Memories","author":"R. Micheloni","year":"2010","unstructured":"Micheloni R, Marelli A, Commodaro S. NAND overview: from memory to systems. In: Micheloni R, Crippa L, Marelli A, eds. Inside NAND Flash Memories. New York: Spinger, 2010. 19\u201353"},{"key":"5440_CR13","unstructured":"JEDEC Solid State Technology Association. Stress-test-driven qualification of integrated circuits. JESD47G. http:\/\/www.jedec.org\/. 2010"},{"key":"5440_CR14","doi-asserted-by":"crossref","first-page":"1135","DOI":"10.1063\/1.96448","volume":"48","author":"P. Olivo","year":"1986","unstructured":"Olivo P, Ricco B, Sangiorgi E. High-field-induced voltage-dependent oxide charge. Appl Phys Lett, 1986, 48: 1135\u20131137","journal-title":"Appl Phys Lett"},{"key":"5440_CR15","first-page":"291","volume-title":"International Electron Devices Meeting IEDM\u201994 Technical Digest. San Francisco: IEEE","author":"P. Cappelletti","year":"1994","unstructured":"Cappelletti P, Bez R, Cantarelli D, et al. Failure mechanisms of flash cell in program\/erase cycling. In: International Electron Devices Meeting IEDM\u201994 Technical Digest. San Francisco: IEEE, 1994. 291\u2013294"},{"key":"5440_CR16","first-page":"521","volume-title":"Design, Automation and Test in Europe Conference and Exhibition (DATE). Dresden: IEEE","author":"Y. Cai","year":"2012","unstructured":"Cai Y, Haratsch E F, Mutlu O, et al. Error patterns in MLC NAND flash memory: measurement, characterization, and analysis. In: Design, Automation and Test in Europe Conference and Exhibition (DATE). Dresden: IEEE, 2012. 521\u2013526"},{"key":"5440_CR17","doi-asserted-by":"crossref","first-page":"1705","DOI":"10.1109\/TVLSI.2011.2160747","volume":"20","author":"G. Dong","year":"2012","unstructured":"Dong G, Pan Y, Xie N, et al. Estimating information-theoretical nand flash memory storage capacity and its implication to memory system design space exploration. IEEE Trans Very Large Scale Integration Syst, 2012, 20: 1705\u20131714","journal-title":"IEEE Trans Very Large Scale Integration Syst"},{"key":"5440_CR18","doi-asserted-by":"crossref","first-page":"291","DOI":"10.1109\/IEDM.1997.650384","volume-title":"International Electron Devices Meeting IEDM\u201997 Technical Digest. Washington: IEEE","author":"S. Satoh","year":"1997","unstructured":"Satoh S, Hagiwara H, Tanzawa T, et al. A novel isolation-scaling technology for NAND EEPROMs with the minimized program disturbance. In: International Electron Devices Meeting IEDM\u201997 Technical Digest. Washington: IEEE, 1997. 291\u2013294"},{"key":"5440_CR19","doi-asserted-by":"crossref","first-page":"264","DOI":"10.1109\/55.998871","volume":"23","author":"D. Lee","year":"2002","unstructured":"Lee D, Hur H, Choi D. Effects of floating-gate interference on NAND flash memory cell operation. IEEE Electron Device Lett, 2002, 23: 264\u2013266","journal-title":"IEEE Electron Device Lett"},{"key":"5440_CR20","doi-asserted-by":"crossref","first-page":"2695","DOI":"10.1109\/TED.2008.2003230","volume":"55","author":"C. Monzio Compagnoni","year":"2008","unstructured":"Monzio Compagnoni C, Spinelli A S, Gusmeroli R, et al. Ultimate accuracy for the nand flash program algorithm due to the electron injection statistics. IEEE Trans Electron Devices, 2008, 55: 2695\u20132702","journal-title":"IEEE Trans Electron Devices"},{"key":"5440_CR21","doi-asserted-by":"crossref","first-page":"748","DOI":"10.1109\/LED.2003.820645","volume":"24","author":"J. D. Lee","year":"2004","unstructured":"Lee J D, Choi J H, Park D, et al. Data retention characteristics of sub-100 nm NAND flash memory cells. IEEE Electron Device Lett, 2004, 24: 748\u2013750","journal-title":"IEEE Electron Device Lett"},{"key":"5440_CR22","doi-asserted-by":"crossref","first-page":"678","DOI":"10.1109\/16.372071","volume":"42","author":"C. Papadas","year":"1995","unstructured":"Papadas C, Pananakakis G, Ghibaudo G, et al. Modeling of the intrinsic retention characteristics of FLOTOX EEPROM cells under elevated temperature conditions. IEEE Trans Electron Devices, 1995, 42: 678\u2013682","journal-title":"IEEE Trans Electron Devices"},{"key":"5440_CR23","first-page":"170","volume-title":"IEEE Symposium on VLSI Circuits Digest of Technical Papers","author":"Y. J. Choi","year":"1996","unstructured":"Choi Y J, Suh K D, Koh Y N, et al. A high speed programming scheme for multi-level NAND flash memory. In: IEEE Symposium on VLSI Circuits Digest of Technical Papers, Honolulu, 1996. 170\u2013171"},{"key":"5440_CR24","first-page":"29","volume-title":"Proceedings of 45th Annual IEEE International Reliability physics symposium. Phoenix: IEEE","author":"H. Miki","year":"2007","unstructured":"Miki H, Osabe T, Tega N, et al. Quantitative analysis of random telegraph signals as fluctuations of threshold voltages in scaled flash memory cells. In: Proceedings of 45th Annual IEEE International Reliability physics symposium. Phoenix: IEEE, 2007. 29\u201335"}],"container-title":["Science China Information Sciences"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11432-015-5440-5.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11432-015-5440-5\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11432-015-5440-5","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T15:38:04Z","timestamp":1559403484000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11432-015-5440-5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,1,15]]},"references-count":24,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2016,4]]}},"alternative-id":["5440"],"URL":"https:\/\/doi.org\/10.1007\/s11432-015-5440-5","relation":{},"ISSN":["1674-733X","1869-1919"],"issn-type":[{"value":"1674-733X","type":"print"},{"value":"1869-1919","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,1,15]]},"article-number":"042408"}}