{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,6,3]],"date-time":"2022-06-03T02:40:24Z","timestamp":1654224024898},"reference-count":24,"publisher":"Springer Science and Business Media LLC","issue":"12","license":[{"start":{"date-parts":[[2016,2,1]],"date-time":"2016-02-01T00:00:00Z","timestamp":1454284800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Sci. China Inf. Sci."],"published-print":{"date-parts":[[2016,12]]},"DOI":"10.1007\/s11432-015-5455-y","type":"journal-article","created":{"date-parts":[[2016,2,2]],"date-time":"2016-02-02T23:44:22Z","timestamp":1454456662000},"update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Design of a novel static-triggered power-rail ESD clamp circuit in a 65-nm CMOS process"],"prefix":"10.1007","volume":"59","author":[{"given":"Guangyi","family":"Lu","sequence":"first","affiliation":[]},{"given":"Yuan","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Lizhong","family":"Zhang","sequence":"additional","affiliation":[]},{"given":"Jian","family":"Cao","sequence":"additional","affiliation":[]},{"given":"Xing","family":"Zhang","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2016,2,1]]},"reference":[{"key":"5455_CR1","doi-asserted-by":"crossref","DOI":"10.1002\/0470846054","volume-title":"ESD in Silicon Integrated Circuits","author":"A Amerasekera","year":"2002","unstructured":"Amerasekera A, Duvvury C, Anderson W, et al. ESD in Silicon Integrated Circuits. 2nd ed. Chichester: John Wiley & Sons, Ltd, 2002"},{"key":"5455_CR2","doi-asserted-by":"crossref","first-page":"173","DOI":"10.1109\/16.737457","volume":"46","author":"M D Ker","year":"1999","unstructured":"Ker M D. Whole-chip ESD protection design with efficient VDD-to-VSS ESD clamp circuits for submicron CMOS VLSI. IEEE Trans Electron Devices, 1999, 46: 173\u2013183","journal-title":"IEEE Trans Electron Devices"},{"key":"5455_CR3","first-page":"1","volume-title":"In: Proceedings of Electrical Overstress\/Electrostatic Discharge Symposium, Las Vegas","author":"J Smith","year":"2003","unstructured":"Smith J, Cline R, Boselli G. A MOSFET power supply clamp with feedback enhanced triggering for ESD protection in advanced CMOS technologies. In: Proceedings of Electrical Overstress\/Electrostatic Discharge Symposium, Las Vegas, 2003. 1\u20139"},{"key":"5455_CR4","first-page":"395","volume-title":"In: Proceedings of Electrical Overstress\/Electrostatic Discharge Symposium, Anaheim","author":"H Sarbishaei","year":"2007","unstructured":"Sarbishaei H, Semenov O. A transient power supply ESD clamp with CMOS thyristor delay element. In: Proceedings of Electrical Overstress\/Electrostatic Discharge Symposium, Anaheim, 2007. 395\u2013402"},{"key":"5455_CR5","doi-asserted-by":"crossref","first-page":"2533","DOI":"10.1109\/JSSC.2008.2005451","volume":"43","author":"M D Ker","year":"2008","unstructured":"Ker M D, Yen C C. Investigation and design of on-chip power-rail ESD clamp circuits without suffering latchup-like failure during system-level ESD test. IEEE J Solid-State Circ, 2008, 43: 2533\u20132545","journal-title":"IEEE J Solid-State Circ"},{"key":"5455_CR6","doi-asserted-by":"crossref","first-page":"178501","DOI":"10.7498\/aps.63.178501","volume":"63","author":"Y Wang","year":"2014","unstructured":"Wang Y, Zhang L, Cao J, et al. Research on electrostatic discharge characteristics of tunnel field effect transistors. Acta Phys Sin, 2014, 63: 178501","journal-title":"Acta Phys Sin"},{"key":"5455_CR7","first-page":"179","volume-title":"In: Proceedings of Electrical Overstress\/Electrostatic Discharge Symposium, Anaheim","author":"J J Li","year":"2006","unstructured":"Li J J, Gauthier R, Mitra S, et al. Design and characterization of a multi-RC-triggered MOSFET-based power clamp for on-chip ESD protection. In: Proceedings of Electrical Overstress\/Electrostatic Discharge Symposium, Anaheim, 2006. 179\u2013185"},{"key":"5455_CR8","first-page":"000001","volume":"24","author":"L Zhang","year":"2015","unstructured":"Zhang L, Wang Y, Lu G, et al. A novel diode string triggered gated-PiN junction device for electrostatic discharge protection in 65 nm CMOS technology. Chin Phys B, 2015, 24: 000001","journal-title":"Chin Phys B"},{"key":"5455_CR9","first-page":"102401","volume":"56","author":"H X Liu","year":"2013","unstructured":"Liu H X, Yang Z N, Li L, et al. A novel ESD power supply clamp circuit with double pull-down paths. Sci China Inf Sci, 2013, 56: 102401","journal-title":"Sci China Inf Sci"},{"key":"5455_CR10","first-page":"56","volume-title":"In: Proceedings of Electrical Overstress\/Electrostatic Discharge Symposium, Las Vegas","author":"G Y Lu","year":"2013","unstructured":"Lu G Y, Wang Y, Cao J, et al. Design and verification of a novel multi-RC-triggering power clamp circuit for on-chip ESD protection. In: Proceedings of Electrical Overstress\/Electrostatic Discharge Symposium, Las Vegas, 2013. 56\u201362"},{"key":"5455_CR11","doi-asserted-by":"crossref","first-page":"156","DOI":"10.1109\/TDMR.2015.2407572","volume":"15","author":"F A Altolaguirre","year":"2015","unstructured":"Altolaguirre F A, Ker M D. Aea-efficient ESD clamp circuit with capacitance-boosting technique to minimize standby leakage current. IEEE Trans Device Mater Reliab, 2015, 15: 156\u2013162","journal-title":"IEEE Trans Device Mater Reliab"},{"key":"5455_CR12","volume-title":"Sci China Inf Sci","author":"Y Wang","year":"2016","unstructured":"Wang Y, Lu G Y, Guo H B, et al. Area-efficient transient power-rail ESD clamp circuit with mis-triggering immunity in a 65-nm CMOS process. Sci China Inf Sci, in press, 2016. doi:10.1007\/s11432-015-5398-3"},{"key":"5455_CR13","volume-title":"U.S. Patent 5978192","author":"W Young","year":"1999","unstructured":"Young W, Croft G. Schmitt Triggered-Configured ESD Protection Circuit. U.S. Patent 5978192. 1999"},{"key":"5455_CR14","doi-asserted-by":"crossref","first-page":"676","DOI":"10.1109\/4.913746","volume":"36","author":"M D Ker","year":"2001","unstructured":"Ker M D, Chen T, Wang T, et al. On-chip ESD protection design by using polysilicon diodes in CMOS process. IEEE J Solid-State Circ, 2001, 36: 676\u2013686","journal-title":"IEEE J Solid-State Circ"},{"key":"5455_CR15","doi-asserted-by":"crossref","first-page":"3500","DOI":"10.1109\/TED.2013.2274701","volume":"60","author":"F A Altolaguire","year":"2013","unstructured":"Altolaguire F A, Ker M D. Power-rail ESD clamp circuit with diode-string ESD detection to overcome the gate leakage current in a 40-nm CMOS process. IEEE Trans Electron Devices, 2013, 60: 3500\u20133507","journal-title":"IEEE Trans Electron Devices"},{"key":"5455_CR16","first-page":"49","volume-title":"In: Proceedings of Electrical Overstress\/Electrostatic Discharge Symposium, Minneapolis","author":"T Maloney","year":"1985","unstructured":"Maloney T, Khurana N. Transmission line pulsing techniques for circuit modeling of ESD phenomena. In: Proceedings of Electrical Overstress\/Electrostatic Discharge Symposium, Minneapolis, 1985. 49\u201354"},{"key":"5455_CR17","unstructured":"Industry Council on ESD Target Levels. White Paper 1: a case for lowering component level HBM\/MM ESD specifications and requirements. 2nd ed. 2010"},{"key":"5455_CR18","first-page":"042402","volume":"58","author":"G Y Lu","year":"2015","unstructured":"Lu G Y, Wang Y, Zhang L Z, et al. Investigation on the layout strategy of ggNMOS ESD protection devices for uniform conduction behavior and optimal width scaling. Sci China Inf Sci, 2015, 58: 042402","journal-title":"Sci China Inf Sci"},{"key":"5455_CR19","unstructured":"Industry Council on ESD Target Levels. White paper 3\u2014system level ESD, part I: Common misconceptions and recommended basic approaches. 1st ed. 2010"},{"key":"5455_CR20","unstructured":"JEDEC Standard. IC latch-up test. JESD78D. http:\/\/www.jedec.org. 2011"},{"key":"5455_CR21","unstructured":"Barth electronics. BARTH model 4002 TLP+ TMspecifications. http:\/\/barthelectronics.com"},{"key":"5455_CR22","doi-asserted-by":"crossref","DOI":"10.1002\/9780470824092","volume-title":"Transient-Induced Latchup in CMOS Integrated Circuits","author":"M D Ker","year":"2009","unstructured":"Ker M D, Hsu S. Transient-Induced Latchup in CMOS Integrated Circuits. New York: Wiley, 2009"},{"key":"5455_CR23","unstructured":"JEDEC Standard. Electrostatic discharge (ESD) sensitivity testing, human body model (HBM). JESD22-A114F. http:\/\/www.jedec.org. 2007"},{"key":"5455_CR24","unstructured":"Thermo Fisher Scientific. Key Tek zapmaster series 7: performance specifications. http:\/\/www.thermofisher.com"}],"container-title":["Science China Information Sciences"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11432-015-5455-y.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11432-015-5455-y\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11432-015-5455-y.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11432-015-5455-y","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,3]],"date-time":"2022-06-03T02:23:10Z","timestamp":1654222990000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11432-015-5455-y"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,2,1]]},"references-count":24,"journal-issue":{"issue":"12","published-print":{"date-parts":[[2016,12]]}},"alternative-id":["5455"],"URL":"https:\/\/doi.org\/10.1007\/s11432-015-5455-y","relation":{},"ISSN":["1674-733X","1869-1919"],"issn-type":[{"value":"1674-733X","type":"print"},{"value":"1869-1919","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,2,1]]},"article-number":"122401"}}