{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,4]],"date-time":"2022-04-04T06:00:17Z","timestamp":1649052017034},"reference-count":23,"publisher":"Springer Science and Business Media LLC","issue":"12","license":[{"start":{"date-parts":[[2016,4,6]],"date-time":"2016-04-06T00:00:00Z","timestamp":1459900800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Sci. China Inf. Sci."],"published-print":{"date-parts":[[2016,12]]},"DOI":"10.1007\/s11432-015-5475-7","type":"journal-article","created":{"date-parts":[[2016,4,7]],"date-time":"2016-04-07T16:04:08Z","timestamp":1460045048000},"update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":4,"title":["A two-dimensional simulation method for investigating charge transport behavior in 3-D charge trapping memory"],"prefix":"10.1007","volume":"59","author":[{"given":"Zhiyuan","family":"Lun","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gang","family":"Du","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kai","family":"Zhao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiaoyan","family":"Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yi","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2016,4,6]]},"reference":[{"key":"5475_CR1","first-page":"1","volume-title":"In: Proceedings of IEEE Solid-State Circuits Conference, San Francisco","author":"J W Im","year":"2015","unstructured":"Im J W, Jeong W P, Kim D H, et al. A 128Gb 3b\/cell V-NAND flash memory with 1Gb\/s I\/O rate. In: Proceedings of IEEE Solid-State Circuits Conference, San Francisco, 2015. 1\u20133"},{"key":"5475_CR2","first-page":"136","volume-title":"In: Proceedings of Symposium on VLSI Technology, Kyoto","author":"R Katsumata","year":"2009","unstructured":"Katsumata R, Kito M, Fukuzumi, et al. Pipe-shaped BiCS flash memory with 16 stacked layers and multi-level-cell operation for ultra high density storage devices. In: Proceedings of Symposium on VLSI Technology, Kyoto, 2009. 136\u2013137"},{"key":"5475_CR3","first-page":"192","volume-title":"In: Proceedings of Symposium on VLSI Technology, Kyoto","author":"J Jang","year":"2009","unstructured":"Jang J, Kim H S, Cho W, et al. Vertical cell array using TCAT (terabit cell array transistor) technology for ultra high density NAND flash memory. In: Proceedings of Symposium on VLSI Technology, Kyoto, 2009. 192\u2013193"},{"key":"5475_CR4","first-page":"186","volume-title":"In: Proceedings of Symposium on VLSI Technology, Kyoto","author":"J Kim","year":"2009","unstructured":"Kim J, Hong A J, Kim S M, et al. Novel vertical-stacked-array-transistor (VSAT) for ultra-high-density and costeffective NAND flash memory devices and SSD (solid state drive). In: Proceedings of Symposium on VLSI Technology, Kyoto, 2009. 186\u2013187"},{"key":"5475_CR5","first-page":"1","volume-title":"In: Proceedings of International Memory Workshop, Monterey","author":"E S Choi","year":"2011","unstructured":"Choi E S, Yoo H S, Joo H S, et al. A novel 3D cell array architecture for terra-bit NAND flash memory. In: Proceedings of International Memory Workshop, Monterey, 2011. 1\u20134"},{"key":"5475_CR6","first-page":"1","volume-title":"In: Proceedings of International Memory Workshop, Monterey","author":"G S Kar","year":"2011","unstructured":"Kar G S, van den Bosch S, Cacciato A, et al. Novel bi-Layer poly-silicon channel vertical flash cell for ultrahigh density 3D SONOS NAND technology. In: Proceedings of International Memory Workshop, Monterey, 2011. 1\u20134"},{"key":"5475_CR7","doi-asserted-by":"crossref","first-page":"1039","DOI":"10.1007\/s11432-011-4221-z","volume":"54","author":"C Y Lu","year":"2011","unstructured":"Lu C Y, Lue H T, Chen Y C. State-of-the-art flash memory devices and post-flash emerging memories. Sci China Inf Sci, 2011, 54: 1039\u20131060","journal-title":"Sci China Inf Sci"},{"key":"5475_CR8","first-page":"14","volume-title":"In: Proceedings of Symposium on VLSI Technology, Kyoto","author":"H Tanaka","year":"2007","unstructured":"Tanaka H, Kido M, Yahashi K, et al. Bit cost scalable technology with punch and plug process for ultra high density flash memory. In: Proceedings of Symposium on VLSI Technology, Kyoto, 2007. 14\u201315"},{"key":"5475_CR9","unstructured":"The International Technology Roadmap for Semiconductor (ITRS). 2013 Version. http:\/\/www.itrs2.net\/2013-itrs.html"},{"key":"5475_CR10","doi-asserted-by":"crossref","first-page":"870","DOI":"10.1109\/LED.2013.2260853","volume":"34","author":"Y L Han","year":"2013","unstructured":"Han Y L, Huo Z L, Li X K, et al. Investigation of charge loss mechanism of thickness-scalable trapping layer by variable temperature Kelvin probe force microscopy. IEEE Electron Dev Lett, 2013, 34: 870\u2013872","journal-title":"IEEE Electron Dev Lett"},{"key":"5475_CR11","doi-asserted-by":"crossref","first-page":"882","DOI":"10.1109\/LED.2009.2024622","volume":"30","author":"A Padovani","year":"2009","unstructured":"Padovani A, Larcher L, Heh D, et al. Modeling TANOS memory program transients to investigate charge-trapping dynamics. IEEE Electron Dev Lett, 2009, 30: 882\u2013884","journal-title":"IEEE Electron Dev Lett"},{"key":"5475_CR12","first-page":"107","volume-title":"In: Proceedings of Solid-State Device Research Conference, Edinburgh","author":"E Vianello","year":"2008","unstructured":"Vianello E, Driussi F, Palestri P, et al. Impact of the charge transport in the conduction band on the retention of Si-nitride based memories. In: Proceedings of Solid-State Device Research Conference, Edinburgh, 2008. 107\u2013110"},{"key":"5475_CR13","doi-asserted-by":"crossref","first-page":"23","DOI":"10.1016\/j.sse.2010.11.004","volume":"56","author":"A Mauri","year":"2011","unstructured":"Mauri A, Amoroso S M, Compagnoni C M, et al. Comprehensive numerical simulation of threshold-voltage transients in nitride memories. Solid-State Electron, 2011, 56: 23\u201330","journal-title":"Solid-State Electron"},{"key":"5475_CR14","doi-asserted-by":"crossref","first-page":"64","DOI":"10.1016\/j.sse.2012.04.013","volume":"74","author":"A Maconi","year":"2012","unstructured":"Maconi A, Arreghini A, Compagnoni C M, et al. Comprehensive investigation of the impact of lateral charge migration on retention performance of planar and 3D SONOS devices. Solid-State Electron, 2012. 74: 64\u201370","journal-title":"Solid-State Electron"},{"key":"5475_CR15","first-page":"195","volume-title":"In: Proceedings of Solid-State Device Research Conference, Helsinki","author":"A Maconi","year":"2011","unstructured":"Maconi A, Arreghini A, Compagnoni C M, et al. Impact of lateral charge migration on the retention performance of planar and 3D SONOS devices. In: Proceedings of Solid-State Device Research Conference, Helsinki, 2011. 195\u2013198"},{"key":"5475_CR16","first-page":"376","volume-title":"In: Proceedings of International Conference on Simulation of Semiconductor Processes and Devices, Denver","author":"S Park","year":"2012","unstructured":"Park S, Choi S, Jeon K S, et al. A 3D simulation of the lateral charge spreading effect in charge trapping NAND flash memory. In: Proceedings of International Conference on Simulation of Semiconductor Processes and Devices, Denver, 2012. 376\u2013379"},{"key":"5475_CR17","first-page":"81","volume-title":"In: Proceedings of International Workshop on Computational Electronics, Paris","author":"Z Y Lun","year":"2014","unstructured":"Lun Z Y, Liu S H, Zhao K, et al. Two-dimensional self-consistent simulation on program\/retention operation of charge trapping memory. In: Proceedings of International Workshop on Computational Electronics, Paris, 2014. 81\u201382"},{"key":"5475_CR18","first-page":"141","volume-title":"In: Proceedings of International Conference on Simulation of Semiconductor Processes and Devices, Yokohama","author":"Z Y Lun","year":"2014","unstructured":"Lun Z Y, Liu S H, He Y, et al. Investigation of retention behavior for 3D charge trapping NAND flash memory by 2D self-consistent simulation. In: Proceedings of International Conference on Simulation of Semiconductor Processes and Devices, Yokohama, 2014. 141\u2013144"},{"key":"5475_CR19","doi-asserted-by":"crossref","first-page":"835","DOI":"10.1103\/PhysRev.87.835","volume":"87","author":"W Shockley","year":"1952","unstructured":"Shockley W, Read W T. Statistics of the recombinations of holes and electrons. Phys Rev, 1952, 87: 835\u2013842","journal-title":"Phys Rev"},{"key":"5475_CR20","first-page":"1","volume-title":"In: Proceedings of International Conference on Simulation of Semiconductor Processes and Devices, Vienna","author":"Y C Song","year":"2007","unstructured":"Song Y C, Du G, Yang J F, et al. Influence of the Poole-Frenkel effect on programming and erasing in charge trapping memories. In: Proceedings of International Conference on Simulation of Semiconductor Processes and Devices, Vienna, 2007. 1\u20134"},{"key":"5475_CR21","doi-asserted-by":"crossref","first-page":"306","DOI":"10.1109\/TDMR.2004.836727","volume":"4","author":"A Gehring","year":"2004","unstructured":"Gehring A, Selberherr S. Modeling of tunneling current and gate dielectric reliability for nonvolatile memory devices. IEEE Trans Device Mater Reliab, 2004, 4: 306\u2013319","journal-title":"IEEE Trans Device Mater Reliab"},{"key":"5475_CR22","doi-asserted-by":"crossref","first-page":"64","DOI":"10.1109\/T-ED.1969.16566","volume":"16","author":"D L Scharfetter","year":"1969","unstructured":"Scharfetter D L, Gummel H K. Large-signal analysis of a silicon Read diode oscillator. IEEE Trans Electron Dev, 1969, 16: 64\u201377","journal-title":"IEEE Trans Electron Dev"},{"key":"5475_CR23","doi-asserted-by":"crossref","first-page":"223505","DOI":"10.1063\/1.3446835","volume":"96","author":"A Padovani","year":"2010","unstructured":"Padovani A, Larcher L, Heh D, et al. Temperature effects on metal-alumina-nitride-oxide-silicon memory operations. Appl Phys Lett, 2010, 96: 223505","journal-title":"Appl Phys Lett"}],"container-title":["Science China Information Sciences"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11432-015-5475-7.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11432-015-5475-7\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11432-015-5475-7.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11432-015-5475-7","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T15:38:05Z","timestamp":1559403485000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11432-015-5475-7"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,4,6]]},"references-count":23,"journal-issue":{"issue":"12","published-print":{"date-parts":[[2016,12]]}},"alternative-id":["5475"],"URL":"https:\/\/doi.org\/10.1007\/s11432-015-5475-7","relation":{},"ISSN":["1674-733X","1869-1919"],"issn-type":[{"value":"1674-733X","type":"print"},{"value":"1869-1919","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,4,6]]},"article-number":"122403"}}