{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,1,11]],"date-time":"2023-01-11T12:16:39Z","timestamp":1673439399788},"reference-count":23,"publisher":"Springer Science and Business Media LLC","issue":"6","license":[{"start":{"date-parts":[[2017,2,9]],"date-time":"2017-02-09T00:00:00Z","timestamp":1486598400000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Sci. China Inf. Sci."],"published-print":{"date-parts":[[2017,6]]},"DOI":"10.1007\/s11432-016-0306-y","type":"journal-article","created":{"date-parts":[[2017,2,16]],"date-time":"2017-02-16T06:48:38Z","timestamp":1487227718000},"update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["HyBar: high efficient barrier synchronization based on a hybrid packet-circuit switching Network-on-Chip"],"prefix":"10.1007","volume":"60","author":[{"given":"Zhenqi","family":"Wei","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Peilin","family":"Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rongdi","family":"Sun","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2017,2,9]]},"reference":[{"key":"306_CR1","volume-title":"Parallel Programming: Techniques and Applications Using Networked Workstations and Parallel Computers","author":"B Wilkinson","year":"2004","unstructured":"Wilkinson B, Allen M. Parallel Programming: Techniques and Applications Using Networked Workstations and Parallel Computers. Upper Saddle River: Prentice Hall, 2004"},{"key":"306_CR2","doi-asserted-by":"crossref","first-page":"18","DOI":"10.1007\/978-3-642-11515-8_4","volume-title":"Proceedings of the 5th International Conference on High Performance Embedded Architectures and Compilers (HiPEAC\u201910), Pisa","author":"J Sartori","year":"2010","unstructured":"Sartori J, Kumar R. Low-overhead, high-speed multi-core barrier synchronization. In: Proceedings of the 5th International Conference on High Performance Embedded Architectures and Compilers (HiPEAC\u201910), Pisa, 2010. 18\u201334"},{"key":"306_CR3","doi-asserted-by":"crossref","first-page":"756","DOI":"10.1007\/s11432-008-0058-5","volume":"51","author":"X B Shen","year":"2008","unstructured":"Shen X B. Evolution of MPP SoC architecture techniques. Sci China Ser F-Inf Sci, 2008, 51: 756\u2013764","journal-title":"Sci China Ser F-Inf Sci"},{"key":"306_CR4","doi-asserted-by":"crossref","first-page":"81","DOI":"10.1145\/1450095.1450110","volume-title":"Proceedings of International Conference on Compilers, Architectures and Synthesis for Embedded Systems (CASES\u201908), New York","author":"O Villa","year":"2008","unstructured":"Villa O, Palermo G, Silvano C. Efficiency and scalability of barrier synchronization on NoC based many-core architectures. In: Proceedings of International Conference on Compilers, Architectures and Synthesis for Embedded Systems (CASES\u201908), New York, 2008. 81\u201390"},{"key":"306_CR5","doi-asserted-by":"crossref","first-page":"1049","DOI":"10.1109\/TVLSI.2006.884147","volume":"14","author":"M Monchiero","year":"2006","unstructured":"Monchiero M, Palermo G, Silvano C, et al. Efficient synchronization for embedded on-chip multiprocessors. IEEE Trans Very Large Scale Integration Syst, 2006, 14: 1049\u20131062","journal-title":"IEEE Trans Very Large Scale Integration Syst"},{"key":"306_CR6","doi-asserted-by":"crossref","first-page":"779","DOI":"10.1109\/TVLSI.2015.2408345","volume":"24","author":"H Xiao","year":"2016","unstructured":"Xiao H, Wu N, Ge F, et al. Efficient synchronization for distributed embedded multiprocessors. IEEE Trans Very Large Scale Integration Syst, 2016, 24: 779\u2013783","journal-title":"IEEE Trans Very Large Scale Integration Syst"},{"key":"306_CR7","first-page":"409","volume-title":"Proceedings of IEEE International Symposium on Circuits and Systems (ISCAS\u201915), Lisbon","author":"Z Q Wei","year":"2015","unstructured":"Wei Z Q, Liu P L, Sun R D, et al. TAB barrier: hybrid barrier synchronization for NoC-based processors. In: Proceedings of IEEE International Symposium on Circuits and Systems (ISCAS\u201915), Lisbon, 2015. 409\u2013412"},{"key":"306_CR8","doi-asserted-by":"crossref","first-page":"1856","DOI":"10.1587\/elex.8.1856","volume":"8","author":"X Chen","year":"2011","unstructured":"Chen X, Lu Z, Jantsch A, et al. Cooperative communication based barrier synchronization in on-chip mesh architectures. IEICE Electron Expr, 2011, 8: 1856\u20131862","journal-title":"IEICE Electron Expr"},{"key":"306_CR9","doi-asserted-by":"crossref","first-page":"20140542","DOI":"10.1587\/elex.11.20140542","volume":"11","author":"X W Chen","year":"2014","unstructured":"Chen X W, Lu Z, Jantsch A, et al. Cooperative communication for efficient and scalable all-to-all barrier synchronization on mesh-based many-core NoCs. IEICE Electron Expr, 2014, 11: 20140542","journal-title":"IEICE Electron Expr"},{"key":"306_CR10","first-page":"491","volume-title":"Proceedings of Design, Automation Test in Europe Conference Exhibition (DATE\u201912), Dresden","author":"J L Abellan","year":"2012","unstructured":"Abellan J L, Fernandez J, Acacio M E, et al. Design of a collective communication infrastructure for barrier synchronization in cluster-based nanoscale MPSoCs. In: Proceedings of Design, Automation Test in Europe Conference Exhibition (DATE\u201912), Dresden, 2012. 491\u2013496"},{"key":"306_CR11","doi-asserted-by":"crossref","first-page":"105","DOI":"10.1145\/2000064.2000078","volume-title":"Proceedings of the 38th Annual International Symposium on Computer Architecture (ISCA\u201911), San Jose","author":"J P Oh","year":"2011","unstructured":"Oh J, PrvulovicM, Zajic A. TLSync: support for multiple fast barriers using on-chip transmission lines. In: Proceedings of the 38th Annual International Symposium on Computer Architecture (ISCA\u201911), San Jose, 2011. 105\u2013115"},{"key":"306_CR12","doi-asserted-by":"crossref","first-page":"150","DOI":"10.1145\/1250662.1250681","volume-title":"Proceedings of the 34th Annual International Symposium on Computer Architecture (ISCA\u201907), San Diego","author":"A Kumar","year":"2007","unstructured":"Kumar A, Peh L S, Kundu P, et al. Express virtual channels: towards the ideal interconnection fabric. In: Proceedings of the 34th Annual International Symposium on Computer Architecture (ISCA\u201907), San Diego, 2007. 150\u2013161"},{"key":"306_CR13","first-page":"1","volume-title":"Proceedings of the 8th IEEE\/ACM International Symposium on Networks-on-Chip (NoCS\u201914), Ferrara","author":"T Krishna","year":"2014","unstructured":"Krishna T, Peh L S. Single-cycle collective communication over a shared network fabric. In: Proceedings of the 8th IEEE\/ACM International Symposium on Networks-on-Chip (NoCS\u201914), Ferrara, 2014. 1\u20138"},{"key":"306_CR14","doi-asserted-by":"crossref","first-page":"430","DOI":"10.1049\/iet-cdt.2008.0086","volume":"3","author":"M Daneshtalab","year":"2009","unstructured":"Daneshtalab M, Ebrahimi M, Mohammadi S, et al. Low-distance path-based multicast routing algorithm for networkon- chips. IET Comput Digit Tech, 2009, 3: 430\u2013442","journal-title":"IET Comput Digit Tech"},{"key":"306_CR15","first-page":"566","volume-title":"Proceedings of Conference on Design, Automation and Test in Europe (DATE\u201909), Nice","author":"M Modarressi","year":"2009","unstructured":"Modarressi M, Sarbazi-Azad H, Arjomand M. A hybrid packet-circuit switched on-chip network based on SDM. In: Proceedings of Conference on Design, Automation and Test in Europe (DATE\u201909), Nice, 2009. 566\u2013569"},{"key":"306_CR16","first-page":"1","volume-title":"Proceedings of the 10th IEEE International Conference on ASIC (ASICON\u201913), Shenzhen","author":"J Lin","year":"2013","unstructured":"Lin J, Zhou W, Yu Z, et al. A hybrid router combining circuit switching and packet switching with virtual channels for on-chip networks. In: Proceedings of the 10th IEEE International Conference on ASIC (ASICON\u201913), Shenzhen, 2013. 1\u20134"},{"key":"306_CR17","doi-asserted-by":"crossref","first-page":"11","DOI":"10.1109\/NOCS.2012.9","volume-title":"Proeedings of the 6th IEEE\/ACM International Symposium on Networks on Chip (NoCS\u201912), Copenhagen","author":"A K Abousamra","year":"2012","unstructured":"Abousamra A K, Melhem R G, Jones A K. D\u00e9j\u00e0 Vu switching for multiplane NoCs. In: Proeedings of the 6th IEEE\/ACM International Symposium on Networks on Chip (NoCS\u201912), Copenhagen, 2012. 11\u201318"},{"key":"306_CR18","first-page":"56","volume-title":"Proceedings of IEEE International Solid-State Circuits Conference (ISSCC\u201913), San Francisco","author":"P Ou","year":"2013","unstructured":"Ou P, Zhang J, Quan H, et al. A 65nm 39 GOPS\/W 24-core processor with 11 Tb\/s\/W packet-controlled circuitswitched doublelayer network-on-chip and heterogeneous execution array. In: Proceedings of IEEE International Solid-State Circuits Conference (ISSCC\u201913), San Francisco, 2013. 56\u201357"},{"key":"306_CR19","first-page":"193","volume-title":"Proceedings of the 2nd IEEE\/ACM International Symposium on Networks-on-Chip (NoCS\u201908), Newcastle upon Tyne","author":"N D E Jerger","year":"2008","unstructured":"Jerger N D E, Peh L S, Lipasti M H. Circuit-switched coherence. In: Proceedings of the 2nd IEEE\/ACM International Symposium on Networks-on-Chip (NoCS\u201908), Newcastle upon Tyne, 2008. 193\u2013202"},{"key":"306_CR20","first-page":"276","volume-title":"Proceedings of IEEE International Solid-State Circuits Conference (ISSCC\u201914), San Francisco","author":"G Chen","year":"2014","unstructured":"Chen G, Anders M A, Kaul H, et al. A 340 mV-to-0.9V 20.2 Tb\/s source-synchronous hybrid packet\/circuit-switched 16\u00d716 network-on-chip in 22nm tri-gate CMOS. In: Proceedings of IEEE International Solid-State Circuits Conference (ISSCC\u201914), San Francisco, 2014. 276\u2013277"},{"key":"306_CR21","first-page":"278","volume-title":"Proceedings of the 19th Annual International Symposium on Computer Architecture (ISCA\u201992)","author":"C J Glass","year":"1992","unstructured":"Glass C J, Ni L M. The turn model for adaptive routing. In: Proceedings of the 19th Annual International Symposium on Computer Architecture (ISCA\u201992). New York: ACM, 1992. 278\u2013287"},{"key":"306_CR22","volume-title":"Efficient microarchitecture for network-on-chip routers","author":"D U Becker","year":"2012","unstructured":"Becker D U. Efficient microarchitecture for network-on-chip routers. Dissertation for Ph.D. Degree. Palo Alto: Stanford University, 2012"},{"key":"306_CR23","volume-title":"Livermore Fortran Kernels: a Computer Test of Numerical Performance Range","author":"F H McMahon","year":"1986","unstructured":"McMahon F H. Livermore Fortran Kernels: a Computer Test of Numerical Performance Range. Technical Report UCRL-53745. 1986"}],"container-title":["Science China Information Sciences"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11432-016-0306-y.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11432-016-0306-y\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11432-016-0306-y.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,24]],"date-time":"2022-07-24T06:51:35Z","timestamp":1658645495000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11432-016-0306-y"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,2,9]]},"references-count":23,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2017,6]]}},"alternative-id":["306"],"URL":"https:\/\/doi.org\/10.1007\/s11432-016-0306-y","relation":{},"ISSN":["1674-733X","1869-1919"],"issn-type":[{"value":"1674-733X","type":"print"},{"value":"1869-1919","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,2,9]]},"article-number":"062402"}}