{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,20]],"date-time":"2026-03-20T02:11:14Z","timestamp":1773972674449,"version":"3.50.1"},"reference-count":105,"publisher":"Springer Science and Business Media LLC","issue":"6","license":[{"start":{"date-parts":[[2016,3,9]],"date-time":"2016-03-09T00:00:00Z","timestamp":1457481600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Sci. China Inf. Sci."],"published-print":{"date-parts":[[2016,6]]},"DOI":"10.1007\/s11432-016-5566-0","type":"journal-article","created":{"date-parts":[[2016,5,10]],"date-time":"2016-05-10T09:07:29Z","timestamp":1462871249000},"update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":56,"title":["3D resistive RAM cell design for high-density storage class memory\u2014a review"],"prefix":"10.1007","volume":"59","author":[{"given":"Boris","family":"Hudec","sequence":"first","affiliation":[]},{"given":"Chung-Wei","family":"Hsu","sequence":"additional","affiliation":[]},{"given":"I-Ting","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Wei-Li","family":"Lai","sequence":"additional","affiliation":[]},{"given":"Che-Chia","family":"Chang","sequence":"additional","affiliation":[]},{"given":"Taifang","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Karol","family":"Fr\u00f6hlich","sequence":"additional","affiliation":[]},{"given":"Chia-Hua","family":"Ho","sequence":"additional","affiliation":[]},{"given":"Chen-Hsi","family":"Lin","sequence":"additional","affiliation":[]},{"given":"Tuo-Hung","family":"Hou","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2016,3,9]]},"reference":[{"key":"5566_CR1","unstructured":"The digital universe of opportunities: rich data and the increasing value of the Internet of Things. http:\/\/www. emc.com\/leadership\/digital-universe\/2014iview\/executive-summary.htm"},{"key":"5566_CR2","unstructured":"IBM. IBM details next generation of storage innovation. http:\/\/www-03.ibm.com\/press\/us\/en\/pressrelease\/2020-9.wss"},{"key":"5566_CR3","doi-asserted-by":"crossref","first-page":"449","DOI":"10.1147\/rd.524.0449","volume":"52","author":"G W Burr","year":"2008","unstructured":"Burr G W, Kurdi B N, Scott J C, et al. Overview of candidate device technologies for storage-class memory. IBM J Res Dev, 2008, 52: 449\u2013464","journal-title":"IBM J Res Dev"},{"key":"5566_CR4","doi-asserted-by":"crossref","first-page":"040802","DOI":"10.1116\/1.4889999","volume":"32","author":"G W Burr","year":"2014","unstructured":"Burr G W, Shenoy R S, Virwani K, et al. Access devices for 3D crosspoint memory. J Vac Sci Technol B, 2014, 32: 040802","journal-title":"J Vac Sci Technol B"},{"key":"5566_CR5","doi-asserted-by":"crossref","first-page":"1400056","DOI":"10.1002\/aelm.201400056","volume":"1","author":"C S Hwang","year":"2015","unstructured":"Hwang C S. Prospective of semiconductor memory devices: from memory system to materials. Adv Electron Mater, 2015, 1: 1400056","journal-title":"Adv Electron Mater"},{"key":"5566_CR6","first-page":"327","volume-title":"Proceedings of 35th International Symposium on Computer Architecture, Beijing","author":"T Kgil","year":"2008","unstructured":"Kgil T, Roberts D, Mudge T. Improving NAND flash based disk caches. In: Proceedings of 35th International Symposium on Computer Architecture, Beijing, 2008. 327\u2013338"},{"key":"5566_CR7","first-page":"14","volume-title":"Proceedings of IEEE Symposium on VLSI Technology, Kyoto","author":"H Tanaka","year":"2007","unstructured":"Tanaka H, Kido M, Yahashi K, et al. Bit cost scalable technology with punch and plug processfor ultra high density flash memory. In: Proceedings of IEEE Symposium on VLSI Technology, Kyoto, 2007. 14\u201315"},{"key":"5566_CR8","first-page":"T61","volume-title":"Proceedings of IEEE Symposium on VLSI Technology, Kyoto","author":"A Nitayama","year":"2013","unstructured":"Nitayama A, Aochi H. Bit cost scalable (BiCS) technology for future ultra high density storage memories. In: Proceedings of IEEE Symposium on VLSI Technology, Kyoto, 2013. T61\u2013T62"},{"key":"5566_CR9","doi-asserted-by":"crossref","first-page":"334","DOI":"10.1109\/ISSCC.2014.6757458","volume-title":"Digest of Technical Papers of 2014 IEEE International Solid-State Circuits Conference, San Francisco","author":"K T Park","year":"2014","unstructured":"Park K T, Han J M, Kim D, et al. Three-dimensional 128Gb MLC vertical NAND flash-memory with 24-WL stacked layers and 50MB\/s high-speed programming. In: Digest of Technical Papers of 2014 IEEE International Solid-State Circuits Conference, San Francisco, 2014. 334\u2013335"},{"key":"5566_CR10","doi-asserted-by":"crossref","first-page":"074003","DOI":"10.1088\/0022-3727\/46\/7\/074003","volume":"46","author":"K L Wang","year":"2013","unstructured":"Wang K L, Alzate J G, Amiri P K. Low-power non-volatile spintronic memory: STT-RAM and beyond. J Phys D Appl Phys, 2013, 46: 074003","journal-title":"J Phys D Appl Phys"},{"key":"5566_CR11","first-page":"134","volume-title":"Digest of Technical Papers of 2015 IEEE International Solid-State Circuits Conference, San Francisco","author":"C Kim","year":"2015","unstructured":"Kim C, Kwon K, Park C, et al. A covalent-bonded cross-coupled current-mode sense amplifier for STT-MRAM with 1T1MTJ common source-line structure array. In: Digest of Technical Papers of 2015 IEEE International Solid-State Circuits Conference, San Francisco, 2015. 134\u2013135"},{"key":"5566_CR12","first-page":"136","volume-title":"Digest of Technical Papers of 2015 IEEE International Solid-State Circuits Conference, San Francisco","author":"H Noguchi","year":"2015","unstructured":"Noguchi H, Ikegami K, Kushida K, et al. A 3.3ns-access-time 71.2\u00b5W\/MHz 1Mb embedded STT-MRAM using physically eliminated read-disturb scheme and normally-off memory architecture. In: Digest of Technical Papers of 2015 IEEE International Solid-State Circuits Conference, San Francisco, 2015. 136\u2013137"},{"key":"5566_CR13","first-page":"270","volume-title":"Digest of Technical Papers of 2000 IEEE International Solid-State Circuits Conference, San Francisco","author":"J Yamada","year":"2000","unstructured":"Yamada J, Miwa T, Koike H, et al. A 128 kb FeRAM macro for a contact\/contactless smart card microcontroller. In: Digest of Technical Papers of 2000 IEEE International Solid-State Circuits Conference, San Francisco, 2000. 270\u2013271"},{"key":"5566_CR14","first-page":"280","volume-title":"Proceedings of 2013 IEEE International Electron Devices Meeting, Washington DC","author":"J M\u00fcller","year":"2013","unstructured":"M\u00fcller J, B\u00fcscke T S, M\u00fcller S, et al. Ferroelectric hafnium oxide: a CMOS-compatible and highly scalable approach to future ferroelectric memories. In: Proceedings of 2013 IEEE International Electron Devices Meeting, Washington DC, 2013. 280\u2013283"},{"key":"5566_CR15","doi-asserted-by":"crossref","first-page":"833","DOI":"10.1038\/nmat2023","volume":"6","author":"R Waser","year":"2007","unstructured":"Waser R, Aono M. Nanoionics-based resistive switching memories. Nat Mater, 2007, 6: 833\u2013840","journal-title":"Nat Mater"},{"key":"5566_CR16","first-page":"729","volume-title":"Proceedings of 2011 IEEE International Electron Devices Meeting, Washington DC","author":"B Govoreanu","year":"2011","unstructured":"Govoreanu B, Kar G S, Chen Y Y, et al. 10 \u00d7 10 nm2 Hf\/HfOx cross-bar resistive RAM with excellent performance, reliability and low-energy operation. In: Proceedings of 2011 IEEE International Electron Devices Meeting, Washington DC, 2011. 729\u2013732"},{"key":"5566_CR17","doi-asserted-by":"crossref","first-page":"1026","DOI":"10.1109\/LED.2011.2157454","volume":"32","author":"M C Wu","year":"2011","unstructured":"Wu M C, Lin Y W, Tseng T Y. Low-power and highly reliable multilevel operation in ZrO2 1T1R RRAM. Electron Dev Lett, 2011, 32: 1026\u20131028","journal-title":"Electron Dev Lett"},{"key":"5566_CR18","first-page":"297","volume-title":"Proceedings of 2008 IEEE International Electron Devices Meeting, San Francisco","author":"H Y Lee","year":"2008","unstructured":"Lee H Y, Chen P S, Wu T Y, et al. Low power and high speed bipolar switching with a thin reactive Ti buffer layer in robust HfO2-based RRAM. In: Proceedings of 2008 IEEE International Electron Devices Meeting, San Francisco, 2008. 297\u2013300"},{"key":"5566_CR19","doi-asserted-by":"crossref","first-page":"625","DOI":"10.1038\/nmat3070","volume":"10","author":"M J Lee","year":"2010","unstructured":"Lee M J, Lee C B, Lee D, et al. A fast, high-endurance and scalable non-volatile memory device made from asymmetric Ta2O5-x \/TaO2-x bilayer structures. Nat Mater, 2010, 10: 625\u2013630","journal-title":"Nat Mater"},{"key":"5566_CR20","first-page":"28","volume":"11","author":"A Sawa","year":"2008","unstructured":"Sawa A. Resistive switching in transition metal oxides, Mater Today, 2008, 11: 28\u201336","journal-title":"Resistive switching in transition metal oxides"},{"key":"5566_CR21","doi-asserted-by":"crossref","first-page":"2632","DOI":"10.1002\/adma.200900375","volume":"21","author":"R Waser","year":"2009","unstructured":"Waser R, Dittmann R, Staikov G, et al. Redox-based resistive switching memories\u2014nanoionic mechanisms, prospects, and challenges. Adv Mat, 2009, 21: 2632\u20132663","journal-title":"Adv Mat"},{"key":"5566_CR22","doi-asserted-by":"crossref","first-page":"057125","DOI":"10.1063\/1.4921089","volume":"5","author":"F Zhuge","year":"2015","unstructured":"Zhuge F, Li K, Fu B, et al. Mechanism for resistive switching in chalcogenide-based electrochemical metallization memory cells. AIP Adv, 2015, 5: 057125","journal-title":"AIP Adv"},{"key":"5566_CR23","doi-asserted-by":"crossref","first-page":"67","DOI":"10.1038\/nnano.2015.221","volume":"11","author":"A Wedig","year":"2016","unstructured":"Wedig A, Luebben M, Cho D Y, et al. Nanoscale cation motion in TaOx, HfOx and TiOx memristive systems. Nat Nanotechnol, 2016, 11: 67\u201374","journal-title":"Nat Nanotechnol"},{"key":"5566_CR24","doi-asserted-by":"crossref","first-page":"924","DOI":"10.1002\/adma.200702081","volume":"20","author":"S E Ahn","year":"2008","unstructured":"Ahn S E, Lee M J, Park Y, et al. Write current reduction in transition metal oxide based resistance-change memory. Adv Mater, 2008, 20: 924\u2013928","journal-title":"Adv Mater"},{"key":"5566_CR25","doi-asserted-by":"crossref","first-page":"148","DOI":"10.1038\/nnano.2009.456","volume":"5","author":"D H Kwon","year":"2010","unstructured":"Kwon D H, Kim K M, Jang J H, et al. Atomic structure of conducting nanofilaments in TiO2 resistive switching memory. Nat Nanotech, 2010, 5: 148\u2013153","journal-title":"Nat Nanotech"},{"key":"5566_CR26","doi-asserted-by":"crossref","first-page":"223","DOI":"10.1116\/1.3301579","volume":"28","author":"G W Burr","year":"2010","unstructured":"Burr G W, Breitwisch M J, Franceschini M, et al. Phase change memory technology. J Vac Sci Technol B, 2010, 28: 223\u2013262","journal-title":"J Vac Sci Technol B"},{"key":"5566_CR27","doi-asserted-by":"crossref","first-page":"6343","DOI":"10.1002\/adfm.201500826","volume":"25","author":"V L Deringer","year":"2015","unstructured":"Deringer V L, Dronskowski R, Wuttig M. Microscopic complexity in phase-change materials and its role for applications. Adv Funct Mat, 2015, 25: 6343\u20136359","journal-title":"Adv Funct Mat"},{"key":"5566_CR28","doi-asserted-by":"crossref","first-page":"29.3.1","DOI":"10.1109\/IEDM.2014.7047133","volume-title":"Proceedings of 2014 IEEE International Electron Devices Meeting, San Francisco","author":"C H Lam","year":"2014","unstructured":"Lam C H. Phase Change Memory and its intended applications. In: Proceedings of 2014 IEEE International Electron Devices Meeting, San Francisco, 2014. 29.3.1\u201329.3.4"},{"key":"5566_CR29","doi-asserted-by":"crossref","first-page":"5B.6.1","DOI":"10.1109\/IRPS.2015.7112747","volume-title":"Proceedings of 2015 IEEE International Reliability Physics Symposium (IRPS), Monterey","author":"M Stanisavljevic","year":"2015","unstructured":"Stanisavljevic M, Athmanathan A, Papandreou N, et al. Phase-change memory: feasibility of reliable multilevelcell storage and retention at elevated temperatures. In: Proceedings of 2015 IEEE International Reliability Physics Symposium (IRPS), Monterey, 2015. 5B.6.1\u20135B.6.6"},{"key":"5566_CR30","doi-asserted-by":"crossref","first-page":"1004","DOI":"10.1109\/JPROC.2015.2441752","volume":"103","author":"A H Edwards","year":"2015","unstructured":"Edwards A H, Barnaby H J, Campbell K A, et al. Reconfigurable memristive device technologies. Proc IEEE, 2015, 103: 1004\u20131033","journal-title":"Proc IEEE"},{"key":"5566_CR31","doi-asserted-by":"crossref","first-page":"031303","DOI":"10.1063\/1.4929512","volume":"2","author":"J S Lee","year":"2015","unstructured":"Lee J S, Lee S, Noh T W. Resistive switching phenomena: a review of statistical physics approaches. Appl Phys Rev, 2015, 2: 031303","journal-title":"Appl Phys Rev"},{"key":"5566_CR32","doi-asserted-by":"crossref","first-page":"6306","DOI":"10.1002\/adfm.201500825","volume":"25","author":"S Menzel","year":"2015","unstructured":"Menzel S, B\u00fcttger U, Wimmer M, et al. Physics of the switching kinetics in resistive memories. Adv Funct Mat, 2015, 25: 6306\u20136325","journal-title":"Adv Funct Mat"},{"key":"5566_CR33","doi-asserted-by":"crossref","first-page":"1073","DOI":"10.1007\/s11432-011-4217-8","volume":"54","author":"F T Chen","year":"2011","unstructured":"Chen F T, Lee H Y, Chen Y S, et al. Resistance switching for RRAM applications. Sci China Inf Sci, 2011, 54: 1073\u20131086","journal-title":"Sci China Inf Sci"},{"key":"5566_CR34","first-page":"82","volume-title":"Proceedings of 2009 Symposium on VLSI Circuits, Kyoto","author":"S S Sheu","year":"2009","unstructured":"Sheu S S, Chiang P C, Lin W P, et al. A 5 ns fast write multi-level non-volatile 1 Kbits RRAM memory with advance write scheme. In: Proceedings of 2009 Symposium on VLSI Circuits, Kyoto, 2009. 82\u201383"},{"key":"5566_CR35","first-page":"664","volume-title":"Proceedings of 2010 IEEE International Electron Devices Meeting, San Francisco","author":"C H Wang","year":"2010","unstructured":"Wang C H, Tsai Y H, Lin K C, et al. Three-dimensional 4F2 ReRAM cell with CMOS logic compatible process. In: Proceedings of 2010 IEEE International Electron Devices Meeting, San Francisco, 2010. 664\u2013667"},{"key":"5566_CR36","doi-asserted-by":"crossref","first-page":"17","DOI":"10.1016\/j.sse.2015.10.003","volume":"115","author":"A Grossi","year":"2016","unstructured":"Grossi A, Zambelli C, Olivo P, et al. Electrical characterization and modeling of pulse-based forming techniques in RRAM arrays. Solid-State Electron 2016, 115: 17\u201325","journal-title":"Solid-State Electron"},{"key":"5566_CR37","doi-asserted-by":"crossref","first-page":"403","DOI":"10.1038\/nmat2748","volume":"9","author":"E Linn","year":"2010","unstructured":"Linn E, Rosezin R, Kugeler C, Waser R. Complementary resistive switches for passive nanocrossbar memories. Nat Mater, 2010, 9: 403\u2013406","journal-title":"Nat Mater"},{"key":"5566_CR38","doi-asserted-by":"crossref","first-page":"8407","DOI":"10.1021\/nn303233r","volume":"6","author":"C H Huang","year":"2012","unstructured":"Huang C H, Huang J S, Lin S M, et al. ZnO1-x nanorod arrays\/ZnO thin film bilayer structure: from homojunction diode and high-performance memristor to complementary 1D1R application. ACS Nano, 2012, 6: 8407\u20138414","journal-title":"ACS Nano"},{"key":"5566_CR39","doi-asserted-by":"crossref","first-page":"1427","DOI":"10.1109\/LED.2011.2161601","volume":"32","author":"J J Huang","year":"2011","unstructured":"Huang J J, Tseng Y M, Hsu C W, et al. Bipolar nonlinear Ni\/TiO2\/Ni selector for 1S1R crossbar array applications. Electron Dev Lett, 2011, 32: 1427\u20131429","journal-title":"Electron Dev Lett"},{"key":"5566_CR40","doi-asserted-by":"crossref","first-page":"25.7.1","DOI":"10.1109\/IEDM.2013.6724693","volume-title":"Proceedings of 2013 IEEE International Electron Devices Meeting, Washington DC","author":"Y X Deng","year":"2013","unstructured":"Deng Y X, Chen H Y, Gao B, et al. Design and optimization methodology for 3D RRAM arrays. In: Proceedings of 2013 IEEE International Electron Devices Meeting, Washington DC, 2013. 25.7.1\u201325.7.4"},{"key":"5566_CR41","first-page":"109","volume-title":"Proceedings of 2009 IEEE International Electron Devices Meeting, Baltimore","author":"Y H Tseng","year":"2009","unstructured":"Tseng Y H, Huang C-E, Kuo C-H, et al. High density and ultra small cell size of Contact ReRAM (CR-RAM) in 90nm CMOS logic technology and circuits. In: Proceedings of 2009 IEEE International Electron Devices Meeting, Baltimore, 2009. 109\u2013112"},{"key":"5566_CR42","first-page":"82","volume-title":"Proceedings of 2009 Symposium on VLSI Circuits, Kyoto","author":"S-S Sheu","year":"2009","unstructured":"Sheu S-S, Chiang P-C, Lin W-P, et al. A 5ns fast write multi-level non-volatile 1 K bits RRAM memory with advance write scheme. In: Proceedings of 2009 Symposium on VLSI Circuits, Kyoto, 2009. 82\u201383"},{"key":"5566_CR43","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1109\/IEDM.2008.4796676","volume-title":"Proceedings of 2008 IEEE International Electron Devices Meeting, San Francisco","author":"Z Wei","year":"2008","unstructured":"Wei Z, Kanzawa Y, Arita K, et al. Highly reliable TaOx ReRAM and direct evidence of redox reaction mechanism. In: Proceedings of 2008 IEEE International Electron Devices Meeting, San Francisco, 2008. 1\u20134"},{"key":"5566_CR44","first-page":"20.6.1","volume-title":"Proceedings of 2012 IEEE International Electron Devices Meeting, San Francisco","author":"X P Wang","year":"2012","unstructured":"Wang X P, Fang Z, Li X, et al. Highly compact 1T-1R architecture (4F2 footprint) involving fully CMOS compatible vertical GAA nano-pillar transistors and oxide-based RRAM cells exhibiting excellent NVM properties and ultralow power operation. In: Proceedings of 2012 IEEE International Electron Devices Meeting, San Francisco, 2012. 20.6.1\u201320.6.4"},{"key":"5566_CR45","doi-asserted-by":"crossref","first-page":"34","DOI":"10.1109\/IMW.2013.6582091","volume-title":"Proceedings of 2013 5th IEEE International Memory Workshop (IMW), Monterey","author":"R Yasuhara","year":"2013","unstructured":"Yasuhara R, Ninomiya T, Muraoka S, et al. Consideration of conductive filament for realization of low-current and highly-reliable TaOx ReRAM. In: Proceedings of 2013 5th IEEE International Memory Workshop (IMW), Monterey, 2013. 34\u201337"},{"key":"5566_CR46","first-page":"140","volume-title":"Proceedings of 2014 IEEE International Electron Devices Meeting, San Francisco","author":"J Zahurak","year":"2014","unstructured":"Zahurak J, Miyata K, Fischer M, et al. Process integration of a 27nm, 16Gb Cu ReRAM. In: Proceedings of 2014 IEEE International Electron Devices Meeting, San Francisco, 2014. 140\u2013143"},{"key":"5566_CR47","first-page":"617","volume-title":"Proceedings of 2009 IEEE International Electron Devices Meeting, Baltimore","author":"D C Kau","year":"2009","unstructured":"Kau D C, Tang S, Karpov I V, et al. A stackable cross point phase change memory. In: Proceedings of 2009 IEEE International Electron Devices Meeting, Baltimore, 2009. 617\u2013620"},{"key":"5566_CR48","first-page":"44","volume-title":"Proceedings of IEEE Symposium on VLSI Technology, Kyoto","author":"X A Tran","year":"2011","unstructured":"Tran X A, Gao B, Kang J F, et al. High performance unipolar AlOy\/HfOx\/Ni based RRAM compatible with Si diodes for 3D application. In: Proceedings of IEEE Symposium on VLSI Technology, Kyoto, 2011. 44\u201345"},{"key":"5566_CR49","first-page":"39","volume-title":"Proceedings of 2011 IEEE International Electron Devices Meeting, Washington DC","author":"M J Kang","year":"2011","unstructured":"Kang M J, Park T J, Kwon YW, et al. PRAM cell technology and characterization in 20nm node size. In: Proceedings of 2011 IEEE International Electron Devices Meeting, Washington DC, 2011. 39\u201342"},{"key":"5566_CR50","doi-asserted-by":"crossref","first-page":"46","DOI":"10.1109\/ISSCC.2012.6176872","volume-title":"Digest of Technical Papers of 2012 IEEE International Solid-State Circuits Conference, San Francisco","author":"Y Choi","year":"2012","unstructured":"Choi Y, Song I, Park M-H, et al. A 20nm 1.8V 8Gb PRAM with 40MB\/s program bandwidth. In: Digest of Technical Papers of 2012 IEEE International Solid-State Circuits Conference, San Francisco, 2012. 46\u201347"},{"key":"5566_CR51","doi-asserted-by":"crossref","first-page":"771","DOI":"10.1109\/IEDM.2007.4419061","volume-title":"Proceedings of 2007 IEEE International Electron Devices Meeting, Washington DC","author":"M J Lee","year":"2007","unstructured":"Lee M J, Park Y, Kang B S, et al. 2-stack 1D-1R coss-point structure with oxide diodes as switch elements for high density resistance RAM applications. In: Proceedings of 2007 IEEE International Electron Devices Meeting, Washington DC, 2007. 771\u2013774"},{"key":"5566_CR52","doi-asserted-by":"crossref","first-page":"73","DOI":"10.1002\/adma.200601025","volume":"19","author":"M J Lee","year":"2007","unstructured":"Lee M J, Seo S, Kim D C, et al. A low-temperature-grown oxide diode as a new switch element for high-density, nonvolatile memories. Adv Mater, 2007, 19: 73\u201376","journal-title":"Adv Mater"},{"key":"5566_CR53","doi-asserted-by":"crossref","first-page":"262901","DOI":"10.1063\/1.3457866","volume":"96","author":"J J Huang","year":"2010","unstructured":"Huang J J, Kuo C W, Chang W C, et al. Transition of stable rectification to resistive-switching in Ti\/TiO2\/Pt oxide diode. Appl Phys Lett, 2010, 96: 262901","journal-title":"Appl Phys Lett"},{"key":"5566_CR54","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1109\/IMW.2015.7150309","volume-title":"Proceedings of 2015 IEEE International Memory Workshop (IMW), Monterey","author":"B Govoreanu","year":"2015","unstructured":"Govoreanu B, Zhang L, Crotti D, et al. Thin-Silicon Injector (TSI): an all-silicon engineered barrier, highly nonlinear selector for high density resistive RAM applications. In: Proceedings of 2015 IEEE International Memory Workshop (IMW), Monterey, 2015. 1\u20134"},{"key":"5566_CR55","first-page":"24","volume-title":"Proceedings of IEEE Symposium on VLSI Technology, Kyoto","author":"Y Sasago","year":"2009","unstructured":"Sasago Y, Kinoshita M, Morikawa T, et al. Cross-point phase change memory with 4F2 cell size driven by lowcontact-resistivity poly-Si diode. In: Proceedings of IEEE Symposium on VLSI Technology, Kyoto, 2009. 24\u201325"},{"key":"5566_CR56","first-page":"428","volume-title":"Proceedings of International Symposium on Circuits and Systems (ISCAS), Melbourne VIC","author":"E Cha","year":"2014","unstructured":"Cha E, Woo J, Lee D, et al. Selector devices for 3-D cross-point ReRAM. In: Proceedings of International Symposium on Circuits and Systems (ISCAS), Melbourne VIC, 2014. 428\u2013431"},{"key":"5566_CR57","doi-asserted-by":"crossref","first-page":"356","DOI":"10.1002\/adma.201503604","volume":"28","author":"B J Choi","year":"2016","unstructured":"Choi B J, Zhang J M, Norris K, et al. Trilayer tunnel selectors for memristor memory cells. Adv Mater, 2016, 28: 356\u2013362","journal-title":"Adv Mater"},{"key":"5566_CR58","doi-asserted-by":"crossref","first-page":"1440","DOI":"10.1002\/adfm.201202170","volume":"23","author":"G H Kim","year":"2013","unstructured":"Kim G H, Lee J H, Ahn Y, et al. 32 \u00d7 32 crossbar array resistive memory composed of a stacked schottky diode and unipolar resistive memory. Adv Funct Mat, 2013, 23: 1440\u20131449","journal-title":"Adv Funct Mat"},{"key":"5566_CR59","first-page":"733","volume-title":"Proceedings of 2011 IEEE International Electron Devices Meeting, Washington DC","author":"J-J Huang","year":"2011","unstructured":"Huang J-J, Tseng Y-M, Luo W-C, et al. One selector-one resistor (1S1R) crossbar array for high-density flexible memory applications. In: Proceedings of 2011 IEEE International Electron Devices Meeting, Washington DC, 2011. 733\u2013736"},{"key":"5566_CR60","first-page":"155","volume-title":"Proceedings of IEEE Symposium on VLSI Technology, Honolulu","author":"S Kim","year":"2012","unstructured":"Kim S, Liu X, Park J, et al. Ultrathin (< 10 nm) Nb2O5\/NbO2 hybrid memory with both memory and selector characteristics for high density 3D vertically stackable RRAM applications. In: Proceedings of IEEE Symposium on VLSI Technology, Honolulu, 2012. 155\u2013156"},{"key":"5566_CR61","first-page":"151","volume-title":"Proceedings of IEEE Symposium on VLSI Technology, Honolulu","author":"H D Lee","year":"2012","unstructured":"Lee H D, Kim S G, Cho K, et al. Integration of 4F2 selector-less crossbar array 2Mb ReRAM based on transition metal oxides for high density memory applications. In: Proceedings of IEEE Symposium on VLSI Technology, Honolulu, 2012. 151\u2013152"},{"key":"5566_CR62","first-page":"1","volume-title":"Proceedings of IEEE Symposium on VLSI Technology, Honolulu","author":"W G Kim","year":"2014","unstructured":"Kim W G, Lee H M, Kim B Y, et al. NbO2-based low power and cost effective 1S1R switching for high density cross point ReRAM application. In: Proceedings of IEEE Symposium on VLSI Technology, Honolulu, 2014. 1\u20132"},{"key":"5566_CR63","first-page":"272","volume-title":"Proceedings of 2013 IEEE International Electron Devices Meeting, Washington DC","author":"S Lee","year":"2013","unstructured":"Lee S, Lee D, Woo J, et al. Selector-less ReRAM with an excellent non-linearity and reliability by the band-gap engineered multi-layer titanium oxide and triangular shaped AC pulse. In: Proceedings of 2013 IEEE International Electron Devices Meeting, Washington DC, 2013. 272\u2013275"},{"key":"5566_CR64","first-page":"160","volume-title":"Proceedings of 2014 IEEE International Electron Devices Meeting, San Francisco","author":"S H Jo","year":"2014","unstructured":"Jo S H, Kumar T, Narayanan S, et al. 3D-stackable crossbar resistive memory based on field assisted superlinear threshold (FAST) selector. In: Proceedings of 2014 IEEE International Electron Devices Meeting, San Francisco, 2014. 160\u2013163"},{"key":"5566_CR65","doi-asserted-by":"crossref","first-page":"5316","DOI":"10.1002\/adfm.201303520","volume":"24","author":"J Y Seok","year":"2014","unstructured":"Seok J Y, Song S J, Yoon J H, et al. A review of three-dimensional resistive switching cross-bar array memories from the integration and materials property points of view. Adv Funct Mat, 2014, 24: 5316\u20135339","journal-title":"Adv Funct Mat"},{"key":"5566_CR66","first-page":"31.8.1","volume-title":"Proceedings of 2011 IEEE International Electron Devices Meeting (IEDM), Washington DC","author":"I G Baek","year":"2011","unstructured":"Baek I G, Park C J, Ju H, et al. Realization of vertical resistive memory (VRRAM) using cost effective 3D process. In: Proceedings of 2011 IEEE International Electron Devices Meeting (IEDM), Washington DC, 2011. 31.8.1\u201331.8.4"},{"key":"5566_CR67","first-page":"26","volume-title":"Proceedings of IEEE Symposium on VLSI Technology, Kyoto","author":"H S Yoon","year":"2009","unstructured":"Yoon H S, Baek I-G, Zhao J, et al. Vertical cross-point resistance change memory for ultra-high density non-volatile memory applications. In: Proceedings of IEEE Symposium on VLSI Technology, Kyoto, 2009. 26\u201327"},{"key":"5566_CR68","doi-asserted-by":"crossref","first-page":"155","DOI":"10.1109\/IMW.2013.6582122","volume-title":"Proceedings of 2013 5th IEEE International Memory Workshop, Monterey","author":"L Q Zhang","year":"2013","unstructured":"Zhang L Q, Cosemans S, Wouters D J, et al. Analysis of vertical cross-point resistive memory (VRRAM) for 3D RRAM design. In: Proceedings of 2013 5th IEEE International Memory Workshop, Monterey, 2013. 155\u2013158"},{"key":"5566_CR69","first-page":"825","volume-title":"Proceedings of 19th Asia and South Pacific Design Automation Conference (ASP-DAC), Singapore","author":"C Xu","year":"2014","unstructured":"Xu C, Niu D, Yu S, Xie Y. Modeling and design analysis of 3D vertical resistive memory\u2014a low cost cross-point architecture. In: Proceedings of 19th Asia and South Pacific Design Automation Conference (ASP-DAC), Singapore, 2014. 825\u2013830"},{"key":"5566_CR70","doi-asserted-by":"crossref","first-page":"260","DOI":"10.1109\/ISSCC.2010.5433945","volume-title":"Digest of Technical Papers of 2010 IEEE International Solid-State Circuits Conference, San Francisco","author":"C J Chevallier","year":"2010","unstructured":"Chevallier C J, Siau C H, Lim S F, et al. A 0.13\u00b5m 64Mb multi-layered conductive metal-oxide memory. In: Digest of Technical Papers of 2010 IEEE International Solid-State Circuits Conference, San Francisco, 2010. 260\u2013261"},{"key":"5566_CR71","first-page":"1","volume-title":"Proceedings of 9th Annual Non-Volatile Memory Technology Symposium (NVMT), Pacific Grove","author":"R Meyer","year":"2008","unstructured":"Meyer R, Schloss L, Brewer J, et al. Oxide dual-layer memory element for scalable non-volatile cross-point memory technology. In: Proceedings of 9th Annual Non-Volatile Memory Technology Symposium (NVMT), Pacific Grove, 2008. 1\u20135"},{"key":"5566_CR72","doi-asserted-by":"crossref","first-page":"432","DOI":"10.1109\/ISSCC.2012.6177078","volume-title":"Proceedings of 2012 IEEE International Solid-State Circuits Conference, San Francisco","author":"A Kawahara","year":"2012","unstructured":"Kawahara A, Azuma R, Ikeda Y, et al. An 8Mb multi-layered cross-point ReRAM macro with 443MB\/s write throughput. In: Proceedings of 2012 IEEE International Solid-State Circuits Conference, San Francisco, 2012. 432\u2013434"},{"key":"5566_CR73","first-page":"210","volume-title":"Digest of Technical Papers of 2013 IEEE International Solid-State Circuits Conference, San Francisco","author":"T-Z Liu","year":"2013","unstructured":"Liu T-Z, Yan T H, Scheuerlein R, et al. A 130.7mm2 2-layer 32Gb ReRAM memory device in 24nm technology. In: Digest of Technical Papers of 2013 IEEE International Solid-State Circuits Conference, San Francisco, 2013. 210\u2013211"},{"key":"5566_CR74","unstructured":"Intel and Micron Produce Breakthrough Memory Technology. http:\/\/newsroom.intel.com\/community\/intelnewsroom\/blog\/2015\/07\/28\/intel-and-micron-produce-breakthrough-memory-technology"},{"key":"5566_CR75","first-page":"148","volume-title":"Proceedings of 2014 IEEE International Electron Devices Meeting, San Francisco","author":"Y-W Chin","year":"2014","unstructured":"Chin Y-W, Chen S-E, Hsieh M-C, et al. Point twin-bit RRAM in 3D interweaved cross-point array by Cu BEOL process. In: Proceedings of 2014 IEEE International Electron Devices Meeting, San Francisco, 2014. 148\u2013151"},{"key":"5566_CR76","doi-asserted-by":"crossref","first-page":"153","DOI":"10.1109\/VLSIT.2012.6242507","volume-title":"Proceedings of 2012 Symposium on VLSI Technology (VLSIT), Honolulu","author":"W C Chien","year":"2012","unstructured":"Chien W C, Lee F M, Lin Y Y, et al. Multi-layer sidewall WOX resistive memory suitable for 3D ReRAM. In: Proceedings of 2012 Symposium on VLSI Technology (VLSIT), Honolulu, 2012. 153\u2013154"},{"key":"5566_CR77","first-page":"497","volume-title":"Proceedings of 2012 IEEE International Electron Devices Meeting, San Francisco","author":"H-Y Chen","year":"2012","unstructured":"Chen H-Y, Yu S M, Gao B, et al. HfOx based vertical resistive random access memory for cost-effective 3D crosspoint architecture without cell selector. In: Proceedings of 2012 IEEE International Electron Devices Meeting, San Francisco, 2012. 497\u2013500"},{"key":"5566_CR78","doi-asserted-by":"crossref","first-page":"2320","DOI":"10.1021\/nn305510u","volume":"7","author":"S M Yu","year":"2013","unstructured":"Yu S M, Chen H-Y, Gao B, et al. HfOx-based vertical resistive switching random access memory suitable for bitcost-effective three-dimensional cross-point architecture. ACS Nano, 2013, 7: 2320\u20132325","journal-title":"ACS Nano"},{"key":"5566_CR79","first-page":"T158","volume-title":"Proceedings of IEEE Symposium on VLSI Technology, Kyoto","author":"S M Yu","year":"2013","unstructured":"Yu S M, Chen H-Y, Deng Y, et al. 3D Vertical RRAM\u2014scaling limit analysis and demonstration of 3D array operation. In: Proceedings of IEEE Symposium on VLSI Technology, Kyoto, 2013. T158\u2013T159"},{"key":"5566_CR80","first-page":"116","volume-title":"Proceedings of 2014 IEEE International Electron Devices Meeting, San Francisco","author":"J Sohn","year":"2014","unstructured":"Sohn J, Lee S, Jiang Z, et al. Atomically thin graphene plane electrode for 3D RRAM. In: Proceedings of 2014 IEEE International Electron Devices Meeting, San Francisco, 2014. 116\u2013119"},{"key":"5566_CR81","first-page":"156","volume-title":"Proceedings of 2014 IEEE International Electron Devices Meeting, San Francisco","author":"L Zhao","year":"2014","unstructured":"Zhao L, Jiang Z, Chen H-Y, et al. Ultrathin (~ 2 nm) HfOx as the fundamental resistive switching element: thickness scaling limit, stack engineering and 3D Integration. In: Proceedings of 2014 IEEE International Electron Devices Meeting, San Francisco, 2014. 156\u2013159"},{"key":"5566_CR82","doi-asserted-by":"crossref","first-page":"1377","DOI":"10.1109\/TED.2014.2311655","volume":"61","author":"B Gao","year":"2014","unstructured":"Gao B, Chen B, Liu R, et al. 3-D cross-point array operation on AlOy\/HfOx-based vertical resistive switching memory. IEEE Trans Electron Dev, 2014, 61: 1377\u20131381","journal-title":"IEEE Trans Electron Dev"},{"key":"5566_CR83","doi-asserted-by":"crossref","first-page":"5780","DOI":"10.1038\/srep05780","volume":"4","author":"Y Bai","year":"2014","unstructured":"Bai Y, Wu H Q, Wu R, et al. Study of multi-level characteristics for 3D vertical resistive switching memory. Sci Rep, 2014, 4: 5780","journal-title":"Sci Rep"},{"key":"5566_CR84","doi-asserted-by":"crossref","first-page":"215102","DOI":"10.1088\/0022-3727\/49\/21\/215102","volume":"49","author":"B Hudec","year":"2016","unstructured":"Hudec B, Wang I-T, Lai W-L, et al. Interface engineered HfO2-based 3D vertical ReRAM. J Phys D Appl Phys, 2016, 49: 215102","journal-title":"J Phys D Appl Phys"},{"key":"5566_CR85","doi-asserted-by":"crossref","first-page":"112","DOI":"10.1016\/j.apsusc.2014.05.018","volume":"312","author":"B Jancovic","year":"2014","unstructured":"Jancovic B, Hudec B, Dobrocka E, et al. Resistive switching in HfO2-based atomic layer deposition grown metalinsulator-metal structures. Appl Surf Sci, 2014. 312: 112\u2013116","journal-title":"Appl Surf Sci"},{"key":"5566_CR86","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1109\/IMW.2012.6213647","volume-title":"Proceedings of 2012 4th IEEE International Memory Workshop, Milan","author":"B Butcher","year":"2012","unstructured":"Butcher B, Bersuker G, Young-Fischer K G, et al. Hot forming to improve memory window and uniformity of low-power HfOx based RRAMs. In: Proceedings of 2012 4th IEEE International Memory Workshop, Milan, 2012. 1\u20134"},{"key":"5566_CR87","first-page":"6C.4.1","volume-title":"Proceedings of 2012 IEEE International Reliability Physics Symposium (IRPS), Anaheim","author":"A Kalantarian","year":"2012","unstructured":"Kalantarian A, Bersuker G, Gilmer D C, et al. Controlling uniformity of RRAM characteristics through the forming process. In: Proceedings of 2012 IEEE International Reliability Physics Symposium (IRPS), Anaheim, 2012. 6C.4.1\u20136C.4.5"},{"key":"5566_CR88","doi-asserted-by":"crossref","first-page":"1133","DOI":"10.1016\/j.mee.2011.03.123","volume":"88","author":"D W C Walczyk","year":"2011","unstructured":"Walczyk D, Walczyk Ch, Schroeder T, et al. Resistive switching characteristics of CMOS embedded HfO2-based 1T1R cells. Microelectron Eng, 2011, 88: 1133\u20131135","journal-title":"Microelectron Eng"},{"key":"5566_CR89","doi-asserted-by":"crossref","first-page":"113501","DOI":"10.1063\/1.3693392","volume":"100","author":"J J Yang","year":"2012","unstructured":"Yang J J, Zhang M-X, Pickett M D, et al. Engineering nonlinearity into memristors for passive crossbar applications. Appl Phys Lett, 2012, 100: 113501","journal-title":"Appl Phys Lett"},{"key":"5566_CR90","first-page":"501","volume-title":"Proceedings of 2012 IEEE International Electron Devices Meeting, San Francisco","author":"S-G Park","year":"2012","unstructured":"Park S-G, Yang M K, Ju H, et al. A non-linear ReRAM cell with sub-1\u00b5A ultralow operating current for high density vertical resistive memory (VRRAM). In: Proceedings of 2012 IEEE International Electron Devices Meeting, San Francisco, 2012. 501\u2013504"},{"key":"5566_CR91","first-page":"256","volume-title":"Proceedings of 2013 IEEE International Electron Devices Meeting, Washington DC","author":"B Govoreanu","year":"2013","unstructured":"Govoreanu B, Redolfi A, Zhang L, et al. Vacancy-modulated conductive oxide resistive ram (VCMO-RRAM): an area-scalable switching current, self-compliant, highly nonlinear and wide on\/off-window resistive switching cell. In: Proceedings of 2013 IEEE International Electron Devices Meeting, Washington DC, 2013. 256\u2013259"},{"key":"5566_CR92","doi-asserted-by":"crossref","first-page":"202","DOI":"10.1109\/LED.2013.2294375","volume":"35","author":"Y-S Chen","year":"2014","unstructured":"Chen Y-S, Lee H-Y, Chen P-S, et al. Novel defects-trapping TaOx\/HfOx RRAM with reliable self-compliance, high nonlinearity, and ultra-low current. IEEE Electron Dev Lett, 2014, 35: 202\u2013204","journal-title":"IEEE Electron Dev Lett"},{"key":"5566_CR93","doi-asserted-by":"crossref","first-page":"3811","DOI":"10.1002\/adma.201501167","volume":"27","author":"J H Yoon","year":"2015","unstructured":"Yoon J H, Kim K M, Song S J, et al. Pt\/Ta2O5\/HfO2-x \/Ti resistive switching memory competing with multilevel NAND flash. Adv Mater, 2015, 27: 3811\u20133816","journal-title":"Adv Mater"},{"key":"5566_CR94","doi-asserted-by":"crossref","first-page":"5086","DOI":"10.1002\/adfm.201400064","volume":"24","author":"J H Yoon","year":"2014","unstructured":"Yoon J H, Song S J, Yoo I-H, et al. Highly uniform, electroforming-free, and self-rectifying resistive memory in the Pt\/Ta2O5\/HfO2-x \/TiN structure. Adv Funct Mater, 2014, 24: 5086\u20135095","journal-title":"Adv Funct Mater"},{"key":"5566_CR95","first-page":"T166","volume-title":"Proceedings of IEEE Symposium on VLSI Technology, Kyoto","author":"C-W Hsu","year":"2013","unstructured":"Hsu C-W, Wang I-T, Lo C-L, et al. Self-rectifying bipolar TaOx\/TiO2 RRAM with superior endurance over 1012 cycles for 3D high-density storage-class memory. In: Proceedings of IEEE Symposium on VLSI Technology, Kyoto, 2013. T166\u2013T167"},{"key":"5566_CR96","doi-asserted-by":"crossref","first-page":"10.4.1","DOI":"10.1109\/IEDM.2013.6724601","volume-title":"Proceedings of 2013 IEEE International Electron Devices Meeting, Washington DC","author":"C-W Hsu","year":"2013","unstructured":"Hsu C-W, Wan C-C, Wang I-T, et al. 3D vertical TaOx\/TiO2 RRAM with over 103 self-rectifying ratio and sub-\u00b5A operating current. In: Proceedings of 2013 IEEE International Electron Devices Meeting, Washington DC, 2013. 10.4.1\u201310.4.4"},{"key":"5566_CR97","doi-asserted-by":"crossref","first-page":"165202","DOI":"10.1088\/0957-4484\/25\/16\/165202","volume":"25","author":"C-W Hsu","year":"2014","unstructured":"Hsu C-W, Wang Y-F, Wan C-C, et al. Homogeneous barrier modulation of TaOx\/TiO2 bilayers for ultra-high endurance three-dimensional storage-class memory. Nanotechnology, 2014, 25: 165202","journal-title":"Nanotechnology"},{"key":"5566_CR98","doi-asserted-by":"crossref","first-page":"10150","DOI":"10.1038\/srep10150","volume":"5","author":"Y-F Wang","year":"2015","unstructured":"Wang Y-F, Lin Y-C, Wang I-T, et al. Characterization and modeling of nonfilamentary Ta\/TaOx\/TiO2\/Ti Analog Synaptic Device. Sci Rep, 2015, 5: 10150","journal-title":"Sci Rep"},{"key":"5566_CR99","first-page":"412","volume-title":"Proceedings of International Conference on Solid State Devices and Materials, Tsukuba","author":"W-L Lai","year":"2014","unstructured":"Lai W-L, Chou C-T, Hsu C-W, et al. Interface engineering in homogeneous barrier modulation RRAM for 3D vertical memory applications. In: Proceedings of International Conference on Solid State Devices and Materials, Tsukuba, 2014. 412\u2013413"},{"key":"5566_CR100","doi-asserted-by":"crossref","first-page":"2220","DOI":"10.1016\/j.microrel.2015.04.002","volume":"55","author":"C-T Chou","year":"2015","unstructured":"Chou C-T, Hudec B, Hsu C-W, et al. Crossbar array of selector-less TaOx\/TiO2 bilayer RRAM. Microelectron Reliab, 2015, 55: 2220\u20132223","journal-title":"Microelectron Reliab"},{"key":"5566_CR101","doi-asserted-by":"crossref","first-page":"2203","DOI":"10.1021\/acs.nanolett.5b00697","volume":"15","author":"S Kim","year":"2015","unstructured":"Kim S, Du C, Sheridan P, et al. Experimental demonstration of a second-order memristor and its ability to biorealistically implement synaptic plasticity. Nano Lett, 2015, 15: 2203\u20132211","journal-title":"Nano Lett"},{"key":"5566_CR102","doi-asserted-by":"crossref","first-page":"3498","DOI":"10.1109\/TED.2015.2439635","volume":"62","author":"G W Burr","year":"2015","unstructured":"Burr G W, Shelby R M, Sidler S, et al. Experimental demonstration and tolerancing of a large-scale neural network (165000 synapses) using phase-change memory as the synaptic weight element. IEEE Trans Electron Dev, 2015, 62: 3498\u20133507","journal-title":"IEEE Trans Electron Dev"},{"key":"5566_CR103","doi-asserted-by":"crossref","first-page":"28.5.1","DOI":"10.1109\/IEDM.2014.7047127","volume-title":"Proceedings of 2014 IEEE International Electron Devices Meeting, San Francisco","author":"I-T Wang","year":"2014","unstructured":"Wang I-T, Lin Y-C, Wang Y-F, et al. 3D synaptic architecture with ultralow sub-10 fJ energy per spike for neuromorphic computation. In: Proceedings of 2014 IEEE International Electron Devices Meeting, San Francisco, 2014. 28.5.1\u201328.5.4"},{"key":"5566_CR104","doi-asserted-by":"crossref","first-page":"455204","DOI":"10.1088\/0957-4484\/26\/45\/455204","volume":"26","author":"B Gao","year":"2015","unstructured":"Gao B, Wang I-T, Chen P-Y, et al. Fully parallel write\/read in resistive synaptic array for accelerating on-chip learning. Nanotechnology, 2015, 26: 455204","journal-title":"Nanotechnology"},{"key":"5566_CR105","doi-asserted-by":"crossref","first-page":"6414","DOI":"10.1002\/adfm.201500865","volume":"25","author":"A Siemon","year":"2015","unstructured":"Siemon A, Breuer T, Aslam N, et al. Realization of boolean logic functionality using redox-based memristive devices. Adv Funct Mater, 2015, 25: 6414\u20136423","journal-title":"Adv Funct Mater"}],"container-title":["Science China Information Sciences"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11432-016-5566-0.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11432-016-5566-0\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11432-016-5566-0","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T11:41:08Z","timestamp":1559389268000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11432-016-5566-0"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,3,9]]},"references-count":105,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2016,6]]}},"alternative-id":["5566"],"URL":"https:\/\/doi.org\/10.1007\/s11432-016-5566-0","relation":{},"ISSN":["1674-733X","1869-1919"],"issn-type":[{"value":"1674-733X","type":"print"},{"value":"1869-1919","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,3,9]]},"article-number":"061403"}}