{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,1]],"date-time":"2024-09-01T05:10:29Z","timestamp":1725167429430},"reference-count":36,"publisher":"Springer Science and Business Media LLC","issue":"6","license":[{"start":{"date-parts":[[2019,2,27]],"date-time":"2019-02-27T00:00:00Z","timestamp":1551225600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Sci. China Inf. Sci."],"published-print":{"date-parts":[[2019,6]]},"DOI":"10.1007\/s11432-018-9423-y","type":"journal-article","created":{"date-parts":[[2019,3,4]],"date-time":"2019-03-04T12:45:35Z","timestamp":1551703535000},"update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":5,"title":["A 0.45-to-1.8 GHz synthesized injection-locked bang-bang phase locked loop with fine frequency tuning circuits"],"prefix":"10.1007","volume":"62","author":[{"given":"Jincheng","family":"Yang","sequence":"first","affiliation":[]},{"given":"Zhao","family":"Zhang","sequence":"additional","affiliation":[]},{"given":"Nan","family":"Qi","sequence":"additional","affiliation":[]},{"given":"Liyuan","family":"Liu","sequence":"additional","affiliation":[]},{"given":"Jian","family":"Liu","sequence":"additional","affiliation":[]},{"given":"Nanjian","family":"Wu","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2019,2,27]]},"reference":[{"key":"9423_CR1","doi-asserted-by":"publisher","DOI":"10.1002\/0470041951","volume-title":"All-Digital Frequency Synthesizer in Deep-Submicron CMOS","author":"R B Staszewski","year":"2006","unstructured":"Staszewski R B, Balsara P T. All-Digital Frequency Synthesizer in Deep-Submicron CMOS. Hoboken: John Wiley and Sons, 2006"},{"key":"9423_CR2","first-page":"84","volume":"61","author":"S Weaver","year":"2014","unstructured":"Weaver S, Hershberg B, Moon U K. Digitally synthesized stochastic flash ADC using only standard digital cells. IEEE Trans Circ Syst I, 2014, 61: 84\u201391","journal-title":"IEEE Trans Circ Syst I"},{"key":"9423_CR3","volume-title":"A fully automated verilog-to-layout synthesized adc demonstrating 56 dB-SNDR with 2 MHz-BW","author":"A Waters","year":"2015","unstructured":"Waters A, Moon U K. A fully automated verilog-to-layout synthesized adc demonstrating 56 dB-SNDR with 2 MHz-BW. In: Proceedings of IEEE Asian Solid-State Circuits Conference (A-SSCC), 2015"},{"key":"9423_CR4","volume-title":"Proceedings of^IEEE International Solid-State Circuits Conference-(ISSCC)","author":"S J Kim","year":"2015","unstructured":"Kim S J, Kim W, Song M Y, et al. 15.5 A 0.6 V 1.17 ps PVT-tolerant and synthesizable time-to-digital converter using stochastic phase interpolation with 16\u00d7 spatial redundancy in 14 nm Fin-FET technology. In: Proceedings of IEEE International Solid-State Circuits Conference-(ISSCC), 2015"},{"key":"9423_CR5","doi-asserted-by":"publisher","first-page":"1147","DOI":"10.1109\/JSSC.2011.2112232","volume":"46","author":"Y Park","year":"2011","unstructured":"Park Y, Wentzloff D D. An all-digital 12 pJ\/pulse IR-UWB transmitter synthesized from a standard cell library. IEEE J Solid-State Circ, 2011, 46: 1147\u20131157","journal-title":"IEEE J Solid-State Circ"},{"key":"9423_CR6","first-page":"245","volume-title":"Proceedings of^IEEE Asian Solid-State Circuits Conference (A-SSCC)","author":"Y H Choi","year":"2016","unstructured":"Choi Y H, Seong K, Kim B, et al. All-synthesizable 6 Gbps voltage-mode transmitter for serial link. In: Proceedings of IEEE Asian Solid-State Circuits Conference (A-SSCC), 2016. 245\u2013248"},{"key":"9423_CR7","first-page":"815","volume-title":"Proceedings of International Solid-State Device and Materials","author":"J C Yang","year":"2017","unstructured":"Yang J C, Zhang Z, Liu L Y, et al. A 0.45-to-1.8 GHz fully synthesized injection locked bang-bang PLL with OFDAC to enhance DCO resolution. In: Proceedings of International Solid-State Device and Materials, 2017. 815\u2013816"},{"key":"9423_CR8","doi-asserted-by":"publisher","first-page":"11","DOI":"10.1109\/TBCAS.2009.2031627","volume":"4","author":"X Y Zhang","year":"2010","unstructured":"Zhang X Y, Jiang H J, Zhang L W, et al. An energy-efficient ASIC for wireless body sensor networks in medical applications. IEEE Trans Biomed Circ Syst, 2010, 4: 11\u201318","journal-title":"IEEE Trans Biomed Circ Syst"},{"key":"9423_CR9","doi-asserted-by":"publisher","first-page":"2705","DOI":"10.1109\/JSSC.2013.2274893","volume":"48","author":"L W Zhang","year":"2013","unstructured":"Zhang L W, Jiang H J, Wei J J, et al. A reconfigurable sliding-IF transceiver for 400 MHz\/2.4 GHz IEEE 802.15.6\/Zig-Bee WBAN hubs with only 21% tuning range VCO. IEEE J Solid-State Circ, 2013, 48: 2705\u20132716","journal-title":"IEEE J Solid-State Circ"},{"key":"9423_CR10","doi-asserted-by":"publisher","first-page":"1385","DOI":"10.1109\/JSSC.2016.2546304","volume":"51","author":"T Siriburanon","year":"2016","unstructured":"Siriburanon T, Kondo S, Kimura K, et al. A 2.2 GHz \u2212242 dB-FOM 4.2 mW ADC-PLL using digital sub-sampling architecture. IEEE J Solid-State Circ, 2016, 51: 1385\u20131397","journal-title":"IEEE J Solid-State Circ"},{"key":"9423_CR11","volume-title":"Proceedings of^IEEE International Solid-State Circuits Conference-(ISSCC)","author":"Z Z Chen","year":"2015","unstructured":"Chen Z Z, Wang Y H, Shin J, et al. 14.9 sub-sampling all-digital fractional-N frequency synthesizer with \u2212111 dBc\/Hz in-band phase noise and an FOM of \u2212242 dB. In: Proceedings of IEEE International Solid-State Circuits Conference-(ISSCC), 2015"},{"key":"9423_CR12","volume-title":"Proceedings of^IEEE International Solid-State Circuits Conference (ISSCC)","author":"A Elkholy","year":"2015","unstructured":"Elkholy A, Talegaonkar M, Anand T, et al. 10.7 A 6.75-to-8.25 GHz 2.25 mW 190 fsrms-integrated-jitter PVTinsensitive injection-locked clock multiplier using all-digital continuous frequency-tracking loop in 65 nm CMOS. In: Proceedings of IEEE International Solid-State Circuits Conference (ISSCC), 2015. 188\u2013190"},{"key":"9423_CR13","volume-title":"Proceedings of^IEEE International Solid-State Circuits Conference (ISSCC)","author":"A Elkholy","year":"2016","unstructured":"Elkholy A, Elmallah A, Elzeftawi M, et al. 10.6 A 6.75-to-8.25 GHz, 250 fsrms-integrated-jitter 3.25 mW rapid on\/off PVT-insensitive fractional-N injection-locked clock multiplier in 65 nm CMOS. In: Proceedings of IEEE International Solid-State Circuits Conference (ISSCC), 2016. 192\u2013194"},{"key":"9423_CR14","doi-asserted-by":"publisher","first-page":"821","DOI":"10.1109\/JSSC.2016.2519391","volume":"51","author":"T K Kuan","year":"2016","unstructured":"Kuan T K, Liu S I. A bang bang phase-locked loop using automatic loop gain control and loop latency reduction techniques. IEEE J Solid-State Circ, 2016, 51: 821\u2013831","journal-title":"IEEE J Solid-State Circ"},{"key":"9423_CR15","volume-title":"An all-digital^PLL synthesized from a digital standard cell library in 65 nm CMOS","author":"Y Park","year":"2011","unstructured":"Park Y, Wentzloff D D. An all-digital PLL synthesized from a digital standard cell library in 65 nm CMOS. In: Proceedings of IEEE Custom Integrated Circuits Conference (CICC), 2011"},{"key":"9423_CR16","first-page":"115","volume-title":"Proceedings of^IEEE Radio Frequency Integrated Circuits Symposium (RFIC)","author":"M Faisal","year":"2013","unstructured":"Faisal M, Wentzloff D D. An automatically placed-and-routed ADPLL for the medradio band using PWM to enhance DCO resolution. In: Proceedings of IEEE Radio Frequency Integrated Circuits Symposium (RFIC), 2013. 115\u2013118"},{"key":"9423_CR17","doi-asserted-by":"publisher","first-page":"657","DOI":"10.1109\/JSSC.2014.2298455","volume":"49","author":"W S Kim","year":"2014","unstructured":"Kim W S, Park J, Park H, et al. Layout synthesis and loop parameter optimization of a low-jitter all-digital pixel clock generator. IEEE J Solid-State Circ, 2014, 49: 657\u2013672","journal-title":"IEEE J Solid-State Circ"},{"key":"9423_CR18","doi-asserted-by":"publisher","first-page":"391","DOI":"10.1109\/JSSC.2015.2494365","volume":"51","author":"S Kim","year":"2016","unstructured":"Kim S, Hong S, Chang K, et al. A 2 GHz synthesized fractional-N ADPLL with dual-referenced interpolating TDC. IEEE J Solid-State Circ, 2016, 51: 391\u2013400","journal-title":"IEEE J Solid-State Circ"},{"key":"9423_CR19","first-page":"197","volume-title":"Proceedings of the 42nd European Solid-State Circuits Conference","author":"D S Yang","year":"2016","unstructured":"Yang D S, Deng W, Liu B A, et al. An LC-DCO based synthesizable injection-locked PLL with an FoM of \u2212250.3 dB. In: Proceedings of the 42nd European Solid-State Circuits Conference, 2016. 197\u2013200"},{"key":"9423_CR20","volume-title":"Proceedings of^IEEE International Solid-State Circuits Conference (ISSCC)","author":"H Cho","year":"2017","unstructured":"Cho H, Seong K, Choi K H, et al. 8.7 A 0.0047 mm2 highly synthesizable TDC-and DCO-less fractional-N PLL with a seamless lock range of fREF to 1 GHz. In: Proceedings of IEEE International Solid-State Circuits Conference (ISSCC), 2017. 154\u2013155"},{"key":"9423_CR21","volume-title":"Proceedings of^IEEE International Solid-State Circuits Conference (ISSCC)","author":"W Deng","year":"2014","unstructured":"Deng W, Yang D S, Ueno T, et al. 15.1 A 0.0066 mm2 780 \u03bcW fully synthesizable PLL with a current-output DAC and an interpolative phase-coupled oscillator using edge-injection technique. In: Proceedings of IEEE International Solid-State Circuits Conference (ISSCC), 2014. 266\u2013267"},{"key":"9423_CR22","doi-asserted-by":"publisher","first-page":"68","DOI":"10.1109\/JSSC.2014.2348311","volume":"50","author":"W Deng","year":"2015","unstructured":"Deng W, Yang D S, Ueno T, et al. A fully synthesizable all-digital PLL with interpolative phase coupled oscillator, current-output DAC, and fine-resolution digital varactor using gated edge injection technique. IEEE J Solid-State Circ, 2015, 50: 68\u201380","journal-title":"IEEE J Solid-State Circ"},{"key":"9423_CR23","doi-asserted-by":"publisher","first-page":"20150531","DOI":"10.1587\/elex.12.20150531","volume":"12","author":"D S Yang","year":"2015","unstructured":"Yang D S, Deng W, Narayanan A T, et al. A fully synthesizable injection-locked PLL with feedback current output DAC in 28 nm FDSOI. IEICE Electron Express, 2015, 12: 20150531","journal-title":"IEICE Electron Express"},{"key":"9423_CR24","volume-title":"Proceedings of^IEEE International Solid-State Circuits Conference-(ISSCC)","author":"W Deng","year":"2015","unstructured":"Deng W, Yang D S, Narayanan A T, et al. 14.1 A 0.048 mm2 3 mW synthesizable fractional-N PLL with a soft injection-locking technique. In: Proceedings of IEEE International Solid-State Circuits Conference-(ISSCC), 2015"},{"key":"9423_CR25","first-page":"811","volume":"64","author":"Y H Tseng","year":"2017","unstructured":"Tseng Y H, Yeh C W, Liu S I. A 2.25-2.7 GHz area-efficient subharmonically injection-locked fractional-N frequency synthesizer with a fast-converging correlation loop. IEEE Trans Circ Syst I, 2017, 64: 811\u2013822","journal-title":"IEEE Trans Circ Syst I"},{"key":"9423_CR26","first-page":"835","volume":"56","author":"M Zanuso","year":"2009","unstructured":"Zanuso M, Tasca D, Levantino S, et al. Noise analysis and minimization in bang-bang digital PLLs. IEEE Trans Circ Syst II, 2009, 56: 835\u2013839","journal-title":"IEEE Trans Circ Syst II"},{"key":"9423_CR27","first-page":"26","volume":"61","author":"G Marucci","year":"2014","unstructured":"Marucci G, Levantino S, Maffezzoni P, et al. Analysis and design of low-jitter digital bang-bang phase-locked loops. IEEE Trans Circ Syst I, 2014, 61: 26\u201336","journal-title":"IEEE Trans Circ Syst I"},{"key":"9423_CR28","doi-asserted-by":"publisher","first-page":"2745","DOI":"10.1109\/JSSC.2011.2162917","volume":"46","author":"D Tasca","year":"2011","unstructured":"Tasca D, Zanuso M, Marzin G, et al. A 2.9-4.0-GHz fractional-N digital PLL with bang-bang phase detector and 560-fsrms integrated jitter at 4.5-mW power. IEEE J Solid-State Circ, 2011, 46: 2745\u20132758","journal-title":"IEEE J Solid-State Circ"},{"key":"9423_CR29","first-page":"547","volume":"60","author":"I T Lee","year":"2013","unstructured":"Lee I T, Zeng K H, Liu S I. A 4.8-GHz dividerless subharmonically injection-locked All-digital PLL with a FOM of \u2212252.5 dB. IEEE Trans Circ Syst II, 2013, 60: 547\u2013551","journal-title":"IEEE Trans Circ Syst II"},{"key":"9423_CR30","doi-asserted-by":"publisher","first-page":"233","DOI":"10.1109\/TCSII.2005.846307","volume":"52","author":"P L Chen","year":"2005","unstructured":"Chen P L, Chung C C, Lee C Y. A portable digitally controlled oscillator using novel varactors. IEEE Trans Circ Syst II, 2005, 52: 233\u2013237","journal-title":"IEEE Trans Circ Syst II"},{"key":"9423_CR31","doi-asserted-by":"publisher","first-page":"1539","DOI":"10.1109\/JSSC.2009.2016701","volume":"44","author":"J Lee","year":"2009","unstructured":"Lee J, Wang H D. Study of subharmonically injection-locked PLLs. IEEE J Solid-State Circ, 2009, 44: 1539\u20131553","journal-title":"IEEE J Solid-State Circ"},{"key":"9423_CR32","first-page":"369","volume-title":"Proceedings of^IEEE Asian Solid-State Circuits Conference (A-SSCC)","author":"Z Zhang","year":"2014","unstructured":"Zhang Z, Liu L Y, Wu N J. A novel 2.4-to-3.6 GHz wideband subharmonically injection-locked PLL with adaptivelyaligned injection timing. In: Proceedings of IEEE Asian Solid-State Circuits Conference (A-SSCC), 2014. 369\u2013372"},{"key":"9423_CR33","volume-title":"A 0.81.3 GHz multi-phase injection-locked^PLL using capacitive coupled multi-ring oscillator with reference spur suppression","author":"R X Wang","year":"2017","unstructured":"Wang R X, Dai F F. A 0.81.3 GHz multi-phase injection-locked PLL using capacitive coupled multi-ring oscillator with reference spur suppression. In: Proceedins of IEEE Custom Integrated Circuits Conference (CICC), 2017"},{"key":"9423_CR34","first-page":"929","volume":"25","author":"Z Zhang","year":"2017","unstructured":"Zhang Z, Liu L Y, Feng P, et al. A 2.4-3.6-GHz wideband subharmonically injection-locked PLL with adaptive injection timing alignment technique. IEEE Trans VLSI Syst, 2017, 25: 929\u2013941","journal-title":"IEEE Trans^VLSI Syst"},{"key":"9423_CR35","doi-asserted-by":"publisher","first-page":"1878","DOI":"10.1109\/JSSC.2016.2574804","volume":"51","author":"S Choi","year":"2016","unstructured":"Choi S, Yoo S, Lim Y, et al. A PVT-robust and low-jitter ring-VCO-based injection-locked clock multiplier with a continuous frequency-tracking loop using a replica-delay cell and a dual-edge phase detector. IEEE J Solid-State Circ, 2016, 51: 1878\u20131889","journal-title":"IEEE J Solid-State Circ"},{"key":"9423_CR36","first-page":"117","volume":"56","author":"X Gao","year":"2009","unstructured":"Gao X, Klumperink E A M, Geraedts P F J, et al. Jitter analysis and a benchmarking figure-of-merit for phase-locked loops. IEEE Trans Circ Syst II, 2009, 56: 117\u2013121","journal-title":"IEEE Trans Circ Syst II"}],"container-title":["Science China Information Sciences"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11432-018-9423-y.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11432-018-9423-y\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11432-018-9423-y.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,2,27]],"date-time":"2020-02-27T00:10:17Z","timestamp":1582762217000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11432-018-9423-y"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,2,27]]},"references-count":36,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2019,6]]}},"alternative-id":["9423"],"URL":"https:\/\/doi.org\/10.1007\/s11432-018-9423-y","relation":{},"ISSN":["1674-733X","1869-1919"],"issn-type":[{"value":"1674-733X","type":"print"},{"value":"1869-1919","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,2,27]]},"assertion":[{"value":"8 February 2018","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"2 April 2018","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"27 February 2019","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}],"article-number":"62405"}}