{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,6]],"date-time":"2026-03-06T19:37:13Z","timestamp":1772825833185,"version":"3.50.1"},"reference-count":36,"publisher":"Springer Science and Business Media LLC","issue":"4","license":[{"start":{"date-parts":[[2019,2,21]],"date-time":"2019-02-21T00:00:00Z","timestamp":1550707200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2019,2,21]],"date-time":"2019-02-21T00:00:00Z","timestamp":1550707200000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Sci. China Inf. Sci."],"published-print":{"date-parts":[[2019,4]]},"DOI":"10.1007\/s11432-018-9490-1","type":"journal-article","created":{"date-parts":[[2019,2,27]],"date-time":"2019-02-27T02:07:56Z","timestamp":1551233276000},"update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":18,"title":["Modeling of program Vth distribution for 3-D TLC NAND flash memory"],"prefix":"10.1007","volume":"62","author":[{"given":"Kunliang","family":"Wang","sequence":"first","affiliation":[]},{"given":"Gang","family":"Du","sequence":"additional","affiliation":[]},{"given":"Zhiyuan","family":"Lun","sequence":"additional","affiliation":[]},{"given":"Wangyong","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Xiaoyan","family":"Liu","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2019,2,21]]},"reference":[{"key":"9490_CR1","first-page":"14","volume-title":"In: Proceedings of Symposium on VLSI Technology, Kyoto","author":"H Tanaka","year":"2007","unstructured":"Tanaka H, Kido M, Yahashi K, et al. Bit cost scalable technology with punch and plug process for ultra high density flash memory. In: Proceedings of Symposium on VLSI Technology, Kyoto, 2007. 14\u201315"},{"key":"9490_CR2","first-page":"136","volume-title":"In: Proceedings of Symposium on VLSI Technology, Honolulu","author":"R Katsumata","year":"2009","unstructured":"Katsumata R, Kito M, Fukuzumi Y, et al. Pipe-shaped BICS flash memory with 16 stacked layers and multi-level-cell operation for ultra high density storage devices. In: Proceedings of Symposium on VLSI Technology, Honolulu, 2009. 136\u2013137"},{"key":"9490_CR3","first-page":"192","volume-title":"In: Proceedings of Symposium on VLSI Technology, Honolulu","author":"J Jang","year":"2009","unstructured":"Jang J, Kim H S, Cho W, et al. Vertical cell array using TCAT (terabit cell array transistor) technology for ultra high density NAND flash memory. In: Proceedings of Symposium on VLSI Technology, Honolulu, 2009. 192\u2013193"},{"key":"9490_CR4","doi-asserted-by":"publisher","first-page":"062402","DOI":"10.1007\/s11432-013-4982-7","volume":"57","author":"F Y Qiao","year":"2014","unstructured":"Qiao F Y, Pan L Y, Yu X, et al. Total ionizing radiation effects of 2-T SONOS for 130 nm\/4 Mb NOR flash memory technology. Sci China Inf Sci, 2014, 57: 062402","journal-title":"Sci China Inf Sci"},{"key":"9490_CR5","doi-asserted-by":"publisher","first-page":"158","DOI":"10.1007\/s11431-014-5735-6","volume":"58","author":"G Li","year":"2015","unstructured":"Li G, Cheng M S, Li X K. Slicing-response model for ablation mass removal of polyformaldehyde irradiated by pulsed CO2 laser in vacuum. Sci China Technol Sci, 2015, 58: 158\u2013162","journal-title":"Sci China Technol Sci"},{"key":"9490_CR6","first-page":"334","volume-title":"In: Proceedings of International Solid-State Circuits Conference, San Francisco","author":"K T Park","year":"2014","unstructured":"Park K T, Han J M, Kim D, et al. Three-dimensional 128-Gb MLC vertical NAND flash-memory with 24-WL stacked layers and 50 MB\/s high-speed programming. In: Proceedings of International Solid-State Circuits Conference, San Francisco, 2014. 334\u2013335"},{"key":"9490_CR7","first-page":"130","volume-title":"In: Proceedings of International Solid-State Circuits Conference, San Francisco","author":"J W Im","year":"2015","unstructured":"Im J W, Jeong W P, Kim D H, et al. A 128 Gb 3b\/cell V-NAND flash memory with 1 Gb\/s I\/O rate. In: Proceedings of International Solid-State Circuits Conference, San Francisco, 2015. 130\u2013131"},{"key":"9490_CR8","first-page":"130","volume-title":"In: Proceedings of International Solid-State Circuits Conference, San Francisco","author":"D Kang","year":"2016","unstructured":"Kang D, Jeong W, Kim C, et al. 256 Gb 3b\/cell V-NAND flash memory with 48 stacked WL layers. In: Proceedings of International Solid-State Circuits Conference, San Francisco, 2016. 130\u2013131"},{"key":"9490_CR9","first-page":"142","volume-title":"In: Proceedings of International Solid-State Circuits Conference, San Francisco","author":"T Tanaka","year":"2016","unstructured":"Tanaka T, Helm M, Vali T, et al. A 768 Gb 3b\/cell 3D-floating-gate NAND flash memory. In: Proceedings of International Solid-State Circuits Conference, San Francisco, 2016. 142\u2013144"},{"key":"9490_CR10","first-page":"196","volume-title":"In: Proceedings of International Solid-State Circuits Conference, San Francisco","author":"R Yamashita","year":"2017","unstructured":"Yamashita R, Magia S, Higuchi T, et al. A 512 Gb 3b\/cell flash memory on 64-word-line-layer BiCS technology. In: Proceedings of International Solid-State Circuits Conference, San Francisco, 2017. 196\u2013197"},{"key":"9490_CR11","first-page":"202","volume-title":"In: Proceedings of International Solid-State Circuits Conference, San Francisco","author":"C Kim","year":"2017","unstructured":"Kim C, Cho J H, Jeong W, et al. A 512 Gb 3b\/cell 64-stacked WL 3D V-NAND flash memory. In: Proceedings of International Solid-State Circuits Conference, San Francisco, 2017. 202\u2013203"},{"key":"9490_CR12","first-page":"336","volume-title":"In: Proceedings of International Solid-State Circuits Conference, San Francisco","author":"H Maejima","year":"2018","unstructured":"Maejima H, Kanda K, Fujimura S, et al. A 512 Gb 3b\/cell 3D flash memory on a 96-word-line-layer technology. In: Proceedings of International Solid-State Circuits Conference, San Francisco, 2018. 336\u2013337"},{"key":"9490_CR13","first-page":"032102","volume":"58","author":"X F Guo","year":"2015","unstructured":"Guo X F, Wang Y P. Optimizing random write performance of FAST FTL for NAND flash memory. Sci China Inf Sci, 2015, 58: 032102","journal-title":"Sci China Inf Sci"},{"key":"9490_CR14","doi-asserted-by":"publisher","first-page":"042408","DOI":"10.1007\/s11432-015-5440-5","volume":"59","author":"H Z Ma","year":"2016","unstructured":"Ma H Z, Liu L F, Pan L Y, et al. LSB page refresh based retention error recovery scheme for MLC NAND Flash. Sci China Inf Sci, 2016, 59: 042408","journal-title":"Sci China Inf Sci"},{"key":"9490_CR15","doi-asserted-by":"publisher","first-page":"461","DOI":"10.1109\/LED.2017.2675160","volume":"38","author":"D Resnati","year":"2017","unstructured":"Resnati D, Goda A, Nicosia G, et al. Temperature effects in NAND flash memories: a comparison between 2-D and 3-D arrays. IEEE Electron Dev Lett, 2017, 38: 461\u2013464","journal-title":"IEEE Electron Dev Lett"},{"key":"9490_CR16","doi-asserted-by":"publisher","first-page":"929","DOI":"10.1109\/JSSC.2008.917559","volume":"43","author":"N Shibata","year":"2008","unstructured":"Shibata N, Maejima H, Isobe K, et al. A 70 nm 16 Gb 16-level-cell NAND flash memory. IEEE J Solid-State Circ, 2008, 43: 929\u2013937","journal-title":"IEEE J Solid-State Circ"},{"key":"9490_CR17","first-page":"340","volume-title":"In: Proceedings of International Solid-State Circuits Conference, San Francisco","author":"S Lee","year":"2018","unstructured":"Lee S, Kim C, Kim M, et al. A 1 Tb 4b\/cell 64-stacked-WL 3D NAND flash memory with 12 MB\/s program throughput. In: Proceedings of International Solid-State Circuits Conference, San Francisco, 2018. 340\u2013341"},{"key":"9490_CR18","doi-asserted-by":"publisher","first-page":"1491","DOI":"10.1109\/TED.2015.2414711","volume":"62","author":"G M Paolucci","year":"2015","unstructured":"Paolucci G M, Compagnoni C M, Spinelli A S, et al. Fitting cells into a narrow Vt interval: physical constraints along the lifetime of an extremely scaled NAND flash memory array. IEEE Trans Electron Dev, 2015, 62: 1491\u20131497","journal-title":"IEEE Trans Electron Dev"},{"key":"9490_CR19","first-page":"63","volume-title":"In: Proceedings of Symposium on VLSI Technology","author":"C C Hsieh","year":"2016","unstructured":"Hsieh C C, Lue H T, Hsu T H, et al. A Monte Carlo simulation method to predict large-density NAND product memory window from small-array test element group (TEG) verified on a 3D NAND Flash test chip. In: Proceedings of Symposium on VLSI Technology, 2016. 63\u201364"},{"key":"9490_CR20","doi-asserted-by":"publisher","first-page":"1705","DOI":"10.1109\/TVLSI.2011.2160747","volume":"20","author":"G Q Dong","year":"2012","unstructured":"Dong G Q, Pan Y Y, Xie N D, et al. Estimating information-theoretical nand flash memory storage capacity and its implication to memory system design space exploration. IEEE Trans VLSI Syst, 2012, 20: 1705\u20131714","journal-title":"IEEE Trans VLSI Syst"},{"key":"9490_CR21","doi-asserted-by":"publisher","first-page":"1270","DOI":"10.1109\/TVLSI.2013.2267753","volume":"22","author":"G Q Dong","year":"2014","unstructured":"Dong G Q, Pan Y Y, Zhang T. Using lifetime-aware progressive programming to improve SLC NAND flash memory write endurance. IEEE Trans VLSI Syst, 2014, 22: 1270\u20131280","journal-title":"IEEE Trans VLSI Syst"},{"key":"9490_CR22","first-page":"92","volume-title":"In: Proceedings of International Memory Workshop, Seoul","author":"H T Lue","year":"2010","unstructured":"Lue H T, Hsu T H, Lai S C, et al. Study of electron and hole injection statistics of BE-SONOS NAND flash. In: Proceedings of International Memory Workshop, Seoul, 2010. 92\u201395"},{"key":"9490_CR23","doi-asserted-by":"publisher","first-page":"2695","DOI":"10.1109\/TED.2008.2003230","volume":"55","author":"C M Compagnoni","year":"2008","unstructured":"Compagnoni C M, Spinelli A S, Gusmeroli R, et al. Ultimate accuracy for the nand flash program algorithm due to the electron injection statistics. IEEE Trans Electron Dev, 2008, 55: 2695\u20132702","journal-title":"IEEE Trans Electron Dev"},{"key":"9490_CR24","doi-asserted-by":"publisher","first-page":"122403","DOI":"10.1007\/s11432-015-5475-7","volume":"59","author":"Z Y Lun","year":"2016","unstructured":"Lun Z Y, Du G, Zhao K, et al. A two-dimensional simulation method for investigating charge transport behavior in 3-D charge trapping memory. Sci China Inf Sci, 2016, 59: 122403","journal-title":"Sci China Inf Sci"},{"key":"9490_CR25","first-page":"81","volume-title":"In: Proceedings of International Workshop on Computational Electronics, Paris","author":"Z Y Lun","year":"2014","unstructured":"Lun Z Y, Liu S H, Zhao K, et al. Two-dimensional self-consistent simulation on program\/retention operation of charge trapping memory. In: Proceedings of International Workshop on Computational Electronics, Paris, 2014. 81\u201382"},{"key":"9490_CR26","first-page":"292","volume-title":"In: Proceedings of IEEE International Conference on Simulation of Semiconductor Processes and Devices, Glasgow","author":"Z Y Lun","year":"2013","unstructured":"Lun Z Y, Wang T H, Zeng L, et al. Simulation on endurance characteristic of charge trapping memory. In: Proceedings of IEEE International Conference on Simulation of Semiconductor Processes and Devices, Glasgow, 2013. 292\u2013295"},{"key":"9490_CR27","first-page":"141","volume-title":"In: Proceedings of IEEE International Conference on Simulation of Semiconductor Processes and Devices, Yokohama","author":"Z Y Lun","year":"2014","unstructured":"Lun Z Y, Liu S H, He Y, et al. Investigation of retention behavior for 3D charge trapping NAND flash memory by 2D self-consistent simulation. In: Proceedings of IEEE International Conference on Simulation of Semiconductor Processes and Devices, Yokohama, 2014. 141\u2013144"},{"key":"9490_CR28","first-page":"117","volume-title":"In: Proceedings of International Electron Device Meeting, Washington","author":"W C Chen","year":"2015","unstructured":"Chen W C, Lue H T, Hsiao Y H, et al. Charge storage efficiency (CSE) effect in modeling the incremental step pulse programming (ISPP) in charge-trapping 3D NAND flash devices. In: Proceedings of International Electron Device Meeting, Washington, 2015. 117\u2013120"},{"key":"9490_CR29","doi-asserted-by":"publisher","first-page":"3527","DOI":"10.1109\/TED.2016.2593913","volume":"63","author":"H B Li","year":"2016","unstructured":"Li H B. Modeling of threshold voltage distribution in NAND flash memory: a Monte Carlo method. IEEE Trans Electron Dev, 2016, 63: 3527\u20133532","journal-title":"IEEE Trans Electron Dev"},{"key":"9490_CR30","doi-asserted-by":"publisher","first-page":"3192","DOI":"10.1109\/TED.2008.2003332","volume":"55","author":"C M Compagnoni","year":"2008","unstructured":"Compagnoni C M, Gusmeroli R, Spinelli A S, et al. Analytical model for the electron-injection statistics during programming of nanoscale NAND flash memories. IEEE Trans Electron Dev, 2008, 55: 3192\u20133199","journal-title":"IEEE Trans Electron Dev"},{"key":"9490_CR31","doi-asserted-by":"publisher","first-page":"431","DOI":"10.1002\/bimj.4710390405","volume":"39","author":"M J Faddy","year":"1997","unstructured":"Faddy M J. Extended Poisson process modelling and analysis of count data. Biom J, 1997, 39: 431\u2013440","journal-title":"Biom J"},{"key":"9490_CR32","doi-asserted-by":"publisher","first-page":"264","DOI":"10.1109\/LED.2002.801305","volume":"23","author":"J D Lee","year":"2002","unstructured":"Lee J D, Hur S H, Choi J D. Effects of floating-gate interference on NAND flash memory cell operation. IEEE Electron Dev Lett, 2002, 23: 264\u2013266","journal-title":"IEEE Electron Dev Lett"},{"key":"9490_CR33","doi-asserted-by":"publisher","first-page":"1666","DOI":"10.1109\/JPROC.2017.2713127","volume":"105","author":"Y Cai","year":"2017","unstructured":"Cai Y, Ghose S, Haratsch E F, et al. Error characterization, mitigation, and recovery in flash-memory-based solid-state drives. Proc IEEE, 2017, 105: 1666\u20131704","journal-title":"Proc IEEE"},{"key":"9490_CR34","doi-asserted-by":"publisher","first-page":"984","DOI":"10.1109\/LED.2009.2026658","volume":"30","author":"C M Compagnoni","year":"2009","unstructured":"Compagnoni C M, Ghidotti M, Lacaita A L, et al. Random telegraph noise effect on the programmed threshold-voltage distribution of flash memories. IEEE Electron Dev Lett, 2009, 30: 984\u2013986","journal-title":"IEEE Electron Dev Lett"},{"key":"9490_CR35","doi-asserted-by":"publisher","first-page":"2302","DOI":"10.1109\/TED.2011.2147319","volume":"58","author":"A Spessot","year":"2011","unstructured":"Spessot A, Compagnoni C M, Farina F, et al. Compact modeling of variability effects in nanoscale nand flash memories. IEEE Trans Electron Dev, 2011, 58: 2302\u20132309","journal-title":"IEEE Trans Electron Dev"},{"key":"9490_CR36","first-page":"833","volume-title":"In: Proceedings of International Reliability Physics Symposium, Monterey","author":"C Miccoli","year":"2011","unstructured":"Miccoli C, Compagnoni C M, Spinelli A S, et al. Investigation of the programming accuracy of a double-verify ISPP algorithm for nanoscale NAND Flash memories. In: Proceedings of International Reliability Physics Symposium, Monterey, 2011. 833\u2013838"}],"container-title":["Science China Information Sciences"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11432-018-9490-1\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11432-018-9490-1.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11432-018-9490-1.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,5,19]],"date-time":"2020-05-19T15:16:44Z","timestamp":1589901404000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11432-018-9490-1"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,2,21]]},"references-count":36,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2019,4]]}},"alternative-id":["9490"],"URL":"https:\/\/doi.org\/10.1007\/s11432-018-9490-1","relation":{},"ISSN":["1674-733X","1869-1919"],"issn-type":[{"value":"1674-733X","type":"print"},{"value":"1869-1919","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,2,21]]},"assertion":[{"value":"8 March 2018","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"10 April 2018","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"29 May 2018","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"21 February 2019","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}],"article-number":"42401"}}