{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,14]],"date-time":"2025-06-14T15:12:45Z","timestamp":1749913965127},"reference-count":9,"publisher":"Springer Science and Business Media LLC","issue":"10","license":[{"start":{"date-parts":[[2020,5,20]],"date-time":"2020-05-20T00:00:00Z","timestamp":1589932800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2020,5,20]],"date-time":"2020-05-20T00:00:00Z","timestamp":1589932800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Sci. China Inf. Sci."],"published-print":{"date-parts":[[2020,10]]},"DOI":"10.1007\/s11432-019-2658-x","type":"journal-article","created":{"date-parts":[[2020,5,26]],"date-time":"2020-05-26T23:06:03Z","timestamp":1590534363000},"update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["Effective gate length model for asymmetrical gate-all-around silicon nanowire transistors"],"prefix":"10.1007","volume":"63","author":[{"given":"Xiaoqiao","family":"Dong","sequence":"first","affiliation":[]},{"given":"Ming","family":"Li","sequence":"additional","affiliation":[]},{"given":"Wanrong","family":"Zhang","sequence":"additional","affiliation":[]},{"given":"Yuancheng","family":"Yang","sequence":"additional","affiliation":[]},{"given":"Gong","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Shuang","family":"Sun","sequence":"additional","affiliation":[]},{"given":"Jianing","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Xiaoyan","family":"Xu","sequence":"additional","affiliation":[]},{"given":"Xia","family":"An","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2020,5,20]]},"reference":[{"key":"2658_CR1","first-page":"1","volume-title":"Proceedings of 2009 IEEE International Electron Devices Meeting (IEDM)","author":"S Bangsaruntip","year":"2009","unstructured":"Bangsaruntip S, Cohen G M, Majumdar A, et al. High performance and highly uniform gate-all-around silicon nanowire MOSFETs with wire size dependent scaling. In: Proceedings of 2009 IEEE International Electron Devices Meeting (IEDM), Baltimore, 2009. 1\u20134"},{"key":"2658_CR2","first-page":"94","volume-title":"Proceedings of 2009 Symposium on VLSI Technology","author":"M Li","year":"2009","unstructured":"Li M, Yeo K H, Suk S D, et al. Sub-10 nm gate-all-around CMOS nanowire transistors on bulk Si substrate. In: Proceedings of 2009 Symposium on VLSI Technology, Honolulu, 2009. 94\u201395"},{"key":"2658_CR3","first-page":"1","volume-title":"Proceedings of IEEE Symposium on VLSI Technology","author":"H Mertens","year":"2016","unstructured":"Mertens H, Ritzenthaler R, Hikavyy A, et al. Gate-all-around MOSFETs based on vertically stacked horizontal Si nanowires in a replacement metal gate process on bulk Si substrates. In: Proceedings of IEEE Symposium on VLSI Technology, Honolulu, 2016. 1\u20132"},{"key":"2658_CR4","doi-asserted-by":"publisher","first-page":"847","DOI":"10.1109\/TED.2018.2790083","volume":"65","author":"Z Zhang","year":"2018","unstructured":"Zhang Z, Jiang X B, Wang R S, et al. Extraction of process variation parameters in FinFET technology based on compact modeling and characterization. IEEE Trans Electron Dev, 2018, 65: 847\u2013854","journal-title":"IEEE Trans Electron Dev"},{"key":"2658_CR5","doi-asserted-by":"publisher","first-page":"1004","DOI":"10.1007\/s11432-011-4220-0","volume":"54","author":"H Iwai","year":"2011","unstructured":"Iwai H, Natori K, Shiraishi K, et al. Si nanowire FET and its modeling. Sci China Inf Sci, 2011, 54: 1004\u20131011","journal-title":"Sci China Inf Sci"},{"key":"2658_CR6","first-page":"1","volume-title":"Proceedings of 2009 IEEE International Electron Devices Meeting (IEDM)","author":"J Zhuge","year":"2009","unstructured":"Zhuge J, Wang R S, Huang R, et al. Experimental investigation and design optimization guidelines of characteristic variability in silicon nanowire CMOS technology. In: Proceedings of 2009 IEEE International Electron Devices Meeting (IEDM), Baltimore, 2009. 1\u20134"},{"key":"2658_CR7","doi-asserted-by":"publisher","first-page":"114","DOI":"10.1109\/TNANO.2009.2022537","volume":"9","author":"J Zhuge","year":"2010","unstructured":"Zhuge J, Tian Y, Wang R S, et al. High-performance Si nanowire transistors on fully Si bulk substrate from top-down approach: simulation and fabrication. IEEE Trans Nanotechnol, 2010, 9: 114\u2013122","journal-title":"IEEE Trans Nanotechnol"},{"key":"2658_CR8","doi-asserted-by":"publisher","first-page":"86","DOI":"10.1109\/16.249429","volume":"40","author":"Z H Liu","year":"1993","unstructured":"Liu Z H, Hu C, Huang J H, et al. Threshold voltage model for deep-submicrometer MOSFETs. IEEE Trans Electron Dev, 1993, 40: 86\u201395","journal-title":"IEEE Trans Electron Dev"},{"key":"2658_CR9","doi-asserted-by":"publisher","first-page":"74","DOI":"10.1109\/55.553049","volume":"18","author":"C P Auth","year":"1997","unstructured":"Auth C P, Plummer J D. Scaling theory for cylindrical, fully-depleted, surrounding-gate MOSFET\u2019s. IEEE Electron Dev Lett, 1997, 18: 74\u201376","journal-title":"IEEE Electron Dev Lett"}],"container-title":["Science China Information Sciences"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11432-019-2658-x.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s11432-019-2658-x\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11432-019-2658-x.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,19]],"date-time":"2021-11-19T21:07:16Z","timestamp":1637356036000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s11432-019-2658-x"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,5,20]]},"references-count":9,"journal-issue":{"issue":"10","published-print":{"date-parts":[[2020,10]]}},"alternative-id":["2658"],"URL":"https:\/\/doi.org\/10.1007\/s11432-019-2658-x","relation":{},"ISSN":["1674-733X","1869-1919"],"issn-type":[{"value":"1674-733X","type":"print"},{"value":"1869-1919","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,5,20]]},"assertion":[{"value":"7 April 2019","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"28 June 2019","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"9 September 2019","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"20 May 2020","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}],"article-number":"209402"}}