{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,9]],"date-time":"2025-09-09T21:43:02Z","timestamp":1757454182084},"reference-count":41,"publisher":"Springer Science and Business Media LLC","issue":"9","license":[{"start":{"date-parts":[[2021,8,19]],"date-time":"2021-08-19T00:00:00Z","timestamp":1629331200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2021,8,19]],"date-time":"2021-08-19T00:00:00Z","timestamp":1629331200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Sci. China Inf. Sci."],"published-print":{"date-parts":[[2021,9]]},"DOI":"10.1007\/s11432-019-2729-5","type":"journal-article","created":{"date-parts":[[2021,8,24]],"date-time":"2021-08-24T09:04:20Z","timestamp":1629795860000},"update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":13,"title":["HMvisor: dynamic hybrid memory management for virtual machines"],"prefix":"10.1007","volume":"64","author":[{"given":"Dang","family":"Yang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Haikun","family":"Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hai","family":"Jin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yu","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2021,8,19]]},"reference":[{"key":"2729_CR1","doi-asserted-by":"crossref","unstructured":"McKee S. Reflections on the memory wall. In: Proceedings of the 1st Conference on Computing Frontiers, Ischia, 2004. 162\u2013167","DOI":"10.1145\/977091.977115"},{"key":"2729_CR2","doi-asserted-by":"publisher","first-page":"526","DOI":"10.1186\/1556-276X-9-526","volume":"9","author":"J Meena","year":"2014","unstructured":"Meena J, Sze S, Chand U, et al. Overview of emerging nonvolatile memory technologies. Nanoscale Res Lett, 2014, 9: 526","journal-title":"Nanoscale Res Lett"},{"key":"2729_CR3","doi-asserted-by":"publisher","first-page":"13","DOI":"10.1145\/2528521.1508247","volume":"37","author":"C Pistol","year":"2009","unstructured":"Pistol C, Chongchitmate W, Dwyer C, et al. Architectural implications of nanoscale integrated sensing and computing. SIGARCH Comput Archit News, 2009, 37: 13","journal-title":"SIGARCH Comput Archit News"},{"key":"2729_CR4","doi-asserted-by":"publisher","first-page":"1061","DOI":"10.1007\/s11432-011-4223-x","volume":"54","author":"J Li","year":"2011","unstructured":"Li J, Lam C. Phase change memory. Sci China Inf Sci, 2011, 54: 1061\u20131072","journal-title":"Sci China Inf Sci"},{"key":"2729_CR5","doi-asserted-by":"publisher","first-page":"1822","DOI":"10.1109\/JPROC.2017.2731776","volume":"105","author":"F T Hady","year":"2017","unstructured":"Hady F T, Foong A, Veal B, et al. Platform storage performance with 3D XPoint technology. Proc IEEE, 2017, 105: 1822\u20131833","journal-title":"Proc IEEE"},{"key":"2729_CR6","doi-asserted-by":"crossref","unstructured":"Dulloor S R, Roy A, Zhao Z, et al. Data tiering in heterogeneous memory systems. In: Proceedings of the 11th European Conference on Computer Systems, London, 2016. 1\u201316","DOI":"10.1145\/2901318.2901344"},{"key":"2729_CR7","doi-asserted-by":"publisher","first-page":"24","DOI":"10.1145\/1555815.1555760","volume":"37","author":"M K Qureshi","year":"2009","unstructured":"Qureshi M K, Srinivasan V, Rivers J A. Scalable high performance main memory system using phase-change memory technology. SIGARCH Comput Archit News, 2009, 37: 24\u201333","journal-title":"SIGARCH Comput Archit News"},{"key":"2729_CR8","doi-asserted-by":"crossref","unstructured":"Black B, Annavaram M, Brekelbaum N, et al. Die stacking (3D) microarchitecture. In: Proceedings of the 39th Annual IEEE\/ACM International Symposium on Microarchitecture, Orlando, 2006. 469\u2013479","DOI":"10.1109\/MICRO.2006.18"},{"key":"2729_CR9","doi-asserted-by":"crossref","unstructured":"Radulovic M, Zivanovic D, Ruiz D, et al. Another trip to the wall: how much will stacked DRAM benefit HPC? In: Proceedings of 2015 International Symposium on Memory Systems, Washington, 2015. 31\u201336","DOI":"10.1145\/2818950.2818955"},{"key":"2729_CR10","doi-asserted-by":"crossref","unstructured":"Kannan S, Gavrilovska A, Schwan K. pVM: persistent virtual memory for efficient capacity scaling and object storage. In: Proceedings of the 11th European Conference on Computer Systems, London, 2016. 1\u201316","DOI":"10.1145\/2901318.2901325"},{"key":"2729_CR11","doi-asserted-by":"publisher","first-page":"369","DOI":"10.1145\/2980024.2872401","volume":"44","author":"F X Lin","year":"2016","unstructured":"Lin F X, Liu X. Memif: towards programming heterogeneous memory asynchronously. SIGARCH Comput Archit News, 2016, 44: 369\u2013383","journal-title":"SIGARCH Comput Archit News"},{"key":"2729_CR12","doi-asserted-by":"publisher","first-page":"105","DOI":"10.1145\/2248487.1950380","volume":"47","author":"J Coburn","year":"2012","unstructured":"Coburn J, Caulfield A M, Akel A, et al. NV-Heaps: making persistent objects fast and safe with next-generation. SIGPLAN Not, 2012, 47: 105\u2013118","journal-title":"SIGPLAN Not"},{"key":"2729_CR13","doi-asserted-by":"publisher","first-page":"13","DOI":"10.1145\/3273982.3273985","volume":"51","author":"S Kannan","year":"2018","unstructured":"Kannan S, Gavrilovska A, Gupta V, et al. HeteroOS: OS design for heterogeneous memory management in datacenters. SIGOPS Oper Syst Rev, 2018, 51: 13\u201326","journal-title":"SIGOPS Oper Syst Rev"},{"key":"2729_CR14","doi-asserted-by":"crossref","unstructured":"Meswani M R, Blagodurov S, Roberts D, et al. Heterogeneous memory architectures: a HW\/SW approach for mixing die-stacked and off-package memories. In: Proceedings of 2015 IEEE 21st International Symposium on High Performance Computer Architecture, San Francisco, 2015. 126\u2013136","DOI":"10.1109\/HPCA.2015.7056027"},{"key":"2729_CR15","doi-asserted-by":"crossref","unstructured":"Chou C, Jaleel A, Qureshi M. BATMAN: techniques for maximizing system bandwidth of memory systems with stacked-DRAM. In: Proceedings of International Symposium on Memory Systems, Alexandria, 2017. 268\u2013280","DOI":"10.1145\/3132402.3132404"},{"key":"2729_CR16","doi-asserted-by":"publisher","first-page":"61","DOI":"10.1109\/L-CA.2012.2","volume":"11","author":"J Meza","year":"2012","unstructured":"Meza J, Chang J, Yoon H B, et al. Enabling efficient and scalable hybrid memories using fine-granularity DRAM cache management. IEEE Comput Arch Lett, 2012, 11: 61\u201364","journal-title":"IEEE Comput Arch Lett"},{"key":"2729_CR17","doi-asserted-by":"crossref","unstructured":"Ramos L E, Gorbatov E, Bianchini R. Page placement in hybrid memory systems. In: Proceedings of International Conference on Supercomputing, Tucson, 2011. 85\u201395","DOI":"10.1145\/1995896.1995911"},{"key":"2729_CR18","doi-asserted-by":"crossref","unstructured":"Dong X, Xie Y, Muralimanohar N, et al. Simple but effective heterogeneous main memory with on-chip memory controller support. In: Proceedings of 2010 ACM\/IEEE International Conference for High Performance Computing, Networking, Storage and Analysis, New Orleans, 2010. 1\u201311","DOI":"10.1109\/SC.2010.50"},{"key":"2729_CR19","doi-asserted-by":"crossref","unstructured":"Agarwal N, Wenisch T F. Thermostat: application-transparent page management for two-tiered main memory. In: Proceedings of the 22nd International Conference on Architectural Support for Programming Languages and Operating Systems, Xi\u2019an, 2017. 631\u2013644","DOI":"10.1145\/3093315.3037706"},{"key":"2729_CR20","doi-asserted-by":"publisher","first-page":"20","DOI":"10.1145\/2669594.2669599","volume":"42","author":"J Gandhi","year":"2014","unstructured":"Gandhi J, Basu A, Hill M D, et al. BadgerTrap. SIGARCH Comput Archit News, 2014, 42: 20\u201323","journal-title":"SIGARCH Comput Archit News"},{"key":"2729_CR21","doi-asserted-by":"publisher","first-page":"79","DOI":"10.1145\/2817817.2731191","volume":"50","author":"V Gupta","year":"2015","unstructured":"Gupta V, Lee M, Schwan K. BadgerTrap: a tool to instrument x86-64 TLB misses. SIGPLAN Not, 2015, 50: 79\u201392","journal-title":"SIGPLAN Not"},{"key":"2729_CR22","doi-asserted-by":"crossref","unstructured":"Hirofuchi T, Takano R. RAMinate: hypervisor-based virtualization for hybrid main memory systems. In: Proceedings of the 7th ACM Symposium on Cloud Computing, Santa Clara, 2016. 112\u2013125","DOI":"10.1145\/2987550.2987570"},{"key":"2729_CR23","unstructured":"Kivity A, Kamay Y, Laor D, et al. KVM: the Linux virtual machine monitor. In: Proceedings of Linux Symposium, Ottawa, 2007. 225\u2013230"},{"key":"2729_CR24","doi-asserted-by":"crossref","unstructured":"Dhiman G, Ayoub R, Rosing T. PDRAM: a hybrid PRAM and DRAM main memory system. In: Proceedings of the 46th Annual Design Automation Conference, San Francisco, 2009. 664\u2013669","DOI":"10.1145\/1629911.1630086"},{"key":"2729_CR25","doi-asserted-by":"crossref","unstructured":"Zhang W, Li T. Exploring phase change memory and 3D die-stacking for power\/thermal friendly, fast and durable memory architectures. In: Proceedings of 2009 18th International Conference on Parallel Architectures and Compilation Techniques, Raleigh, 2009. 101\u2013112","DOI":"10.1109\/PACT.2009.30"},{"key":"2729_CR26","doi-asserted-by":"publisher","first-page":"2187","DOI":"10.1109\/TC.2013.98","volume":"63","author":"S Lee","year":"2014","unstructured":"Lee S, Bahn H, Noh S H. CLOCK-DWF: a write-history-aware page replacement algorithm for hybrid PCM and DRAM memory architectures. IEEE Trans Comput, 2014, 63: 2187\u20132200","journal-title":"IEEE Trans Comput"},{"key":"2729_CR27","doi-asserted-by":"publisher","first-page":"45","DOI":"10.1145\/1327312.1327320","volume":"35","author":"H Dybdahl","year":"2007","unstructured":"Dybdahl H, Stenstrom P, Natvig L. An LRU-based replacement algorithm augmented with frequency of access in shared chip-multiprocessor caches. SIGARCH Comput, 2007, 35: 45\u201352","journal-title":"SIGARCH Comput"},{"key":"2729_CR28","doi-asserted-by":"crossref","unstructured":"Liu H, He B. Reciprocal resource fairness: towards cooperative multiple resource fair sharing in IaaS clouds. In: Proceedings of International Conference for High Performance Computing, Networking, Storage and Analysis, New Orleans, 2014. 970\u2013981","DOI":"10.1109\/SC.2014.84"},{"key":"2729_CR29","doi-asserted-by":"publisher","first-page":"2589","DOI":"10.1109\/TPDS.2015.2499769","volume":"37","author":"H Liu","year":"2016","unstructured":"Liu H, He B. F2C: enabling fair and fine-grained resource sharing in multi-tenant IaaS clouds. IEEE Trans Parallel Distrib Syst, 2016, 37: 2589\u20132602","journal-title":"IEEE Trans Parallel Distrib Syst"},{"key":"2729_CR30","doi-asserted-by":"publisher","first-page":"1097","DOI":"10.1007\/s11432-010-3113-y","volume":"53","author":"H G Chen","year":"2010","unstructured":"Chen H G, Wang X L, Wang Z L, et al. DMM: a dynamic memory mapping model for virtual machines. Sci China Inf Sci, 2010, 53: 1097\u20131108","journal-title":"Sci China Inf Sci"},{"key":"2729_CR31","doi-asserted-by":"publisher","first-page":"95","DOI":"10.1145\/1400097.1400108","volume":"42","author":"R Russell","year":"2008","unstructured":"Russell R. Virtio: towards a de-facto standard for virtual I\/O devices. ACM SIGOPS Operat Syst Rev, 2008, 42: 95\u2013103","journal-title":"ACM SIGOPS Operat Syst Rev"},{"key":"2729_CR32","doi-asserted-by":"publisher","first-page":"1350","DOI":"10.1109\/TPDS.2014.2320915","volume":"26","author":"H Liu","year":"2015","unstructured":"Liu H, Jin H, Liao X, et al. Hotplug or ballooning: a comparative study on dynamic memory management techniques for virtual machines. IEEE Trans Parallel Distrib Syst, 2015, 26: 1350\u20131363","journal-title":"IEEE Trans Parallel Distrib Syst"},{"key":"2729_CR33","unstructured":"David R. Linux fake NUMA patch. 2007. https:\/\/www.kernel.org\/doc\/Documentation\/x86\/x86_64\/fake-numa-for-cpusets"},{"key":"2729_CR34","doi-asserted-by":"crossref","unstructured":"Luk C K, Cohn R, Muth R, et al. Pin: building customized program analysis tools with dynamic instrumentation. In: Proceedings of 2005 ACM SIGPLAN Conference on Programming Language Design and Implementation, Chicago, 2005. 190\u2013200","DOI":"10.1145\/1064978.1065034"},{"key":"2729_CR35","doi-asserted-by":"publisher","first-page":"505","DOI":"10.1109\/TPDS.2004.13","volume":"15","author":"Y Zhou","year":"2004","unstructured":"Zhou Y, Chen Z, Li K. Second-level buffer cache management. IEEE Trans Parallel Distrib Syst, 2004, 15: 505\u2013519","journal-title":"IEEE Trans Parallel Distrib Syst"},{"key":"2729_CR36","doi-asserted-by":"publisher","first-page":"475","DOI":"10.1145\/2508148.2485963","volume":"41","author":"D Sanchez","year":"2013","unstructured":"Sanchez D, Kozyrakis C. ZSim: fast and accurate microarchitectural simulation of thousand-core systems. SIGARCH Comput Archit News, 2013, 41: 475\u2013486","journal-title":"SIGARCH Comput Archit News"},{"key":"2729_CR37","doi-asserted-by":"crossref","unstructured":"Dulloor S R, Kumar S, Keshavamurthy A, et al. System software for persistent memory. In: Proceedings of the 9th European Conference on Computer Systems, Amsterdam, 2014. 1\u201315","DOI":"10.1145\/2592798.2592814"},{"key":"2729_CR38","doi-asserted-by":"crossref","unstructured":"Volos H, Magalhaes G, Cherkasova L, et al. Quartz: a lightweight performance emulator for persistent memory software. In: Proceedings of the 16th Annual Middleware Conference, Vancouver, 2015. 37\u201349","DOI":"10.1145\/2814576.2814806"},{"key":"2729_CR39","doi-asserted-by":"crossref","unstructured":"Duan Z, Liu H, Liao X, et al. HME: a lightweight emulator for hybrid memory. In: Proceedings of 2018 Design, Automation Test in Europe Conference Exhibition, Dresden, 2018. 1375\u20131380","DOI":"10.23919\/DATE.2018.8342227"},{"key":"2729_CR40","unstructured":"Ham T J, Chelepalli B K, Xue N, et al. Disintegrated control for energy-efficient and heterogeneous memory systems. In: Proceedings of 2013 IEEE 19th International Symposium on High Performance Computer Architecture, Shenzhen, 2013. 424\u2013435"},{"key":"2729_CR41","doi-asserted-by":"publisher","first-page":"891","DOI":"10.1109\/TCAD.2015.2495264","volume":"35","author":"L Long","year":"2016","unstructured":"Long L, Liu D, Liang L, et al. Morphable resistive memory optimization for mobile virtualization. IEEE Trans Comput-Aided Des Integr Circuits Syst, 2016, 35: 891\u2013904","journal-title":"IEEE Trans Comput-Aided Des Integr Circuits Syst"}],"container-title":["Science China Information Sciences"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11432-019-2729-5.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s11432-019-2729-5\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11432-019-2729-5.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,10,20]],"date-time":"2022-10-20T20:18:19Z","timestamp":1666297099000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s11432-019-2729-5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,8,19]]},"references-count":41,"journal-issue":{"issue":"9","published-print":{"date-parts":[[2021,9]]}},"alternative-id":["2729"],"URL":"https:\/\/doi.org\/10.1007\/s11432-019-2729-5","relation":{},"ISSN":["1674-733X","1869-1919"],"issn-type":[{"value":"1674-733X","type":"print"},{"value":"1869-1919","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,8,19]]},"assertion":[{"value":"10 March 2019","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"13 May 2019","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"12 November 2019","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"19 August 2021","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}],"article-number":"192104"}}