{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,13]],"date-time":"2026-02-13T10:50:21Z","timestamp":1770979821433,"version":"3.50.1"},"reference-count":49,"publisher":"Springer Science and Business Media LLC","issue":"6","license":[{"start":{"date-parts":[[2021,5,10]],"date-time":"2021-05-10T00:00:00Z","timestamp":1620604800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2021,5,10]],"date-time":"2021-05-10T00:00:00Z","timestamp":1620604800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Sci. China Inf. Sci."],"published-print":{"date-parts":[[2021,6]]},"DOI":"10.1007\/s11432-020-3248-y","type":"journal-article","created":{"date-parts":[[2021,5,12]],"date-time":"2021-05-12T16:03:19Z","timestamp":1620835399000},"update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":19,"title":["Towards efficient allocation of graph convolutional networks on hybrid computation-in-memory architecture"],"prefix":"10.1007","volume":"64","author":[{"given":"Jiaxian","family":"Chen","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Guanquan","family":"Lin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jiexin","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yi","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2021,5,10]]},"reference":[{"key":"3248_CR1","unstructured":"Kipf T N, Welling M. Semi-supervised classification with graph convolutional networks. In: Proceedings of the 5th International Conference on Learning Representations (ICLR), 2017. 1\u201314"},{"key":"3248_CR2","doi-asserted-by":"crossref","unstructured":"Xie P, Sun G, Wang F, et al. V-PIM: an analytical overhead model for processing-in-memory architectures. In: Proceedings of IEEE 7th Non-Volatile Memory Systems and Applications Symposium (NVMSA), 2018. 107\u2013108","DOI":"10.1109\/NVMSA.2018.00026"},{"key":"3248_CR3","doi-asserted-by":"crossref","unstructured":"Roy A, Mihailovic I, Zwaenepoel W. X-Stream: edge-centric graph processing using streaming partitions. In: Proceedings of the 24th ACM Symposium on Operating Systems Principles (SOSP), 2013. 472\u2013488","DOI":"10.1145\/2517349.2522740"},{"key":"3248_CR4","doi-asserted-by":"crossref","unstructured":"Yuan P, Zhang W, Xie C, et al. Fast iterative graph computation: a path centric approach. In: Proceedings of the International Conference for High Performance Computing, Networking, Storage and Analysis (SC), 2014. 401\u2013412","DOI":"10.1109\/SC.2014.38"},{"key":"3248_CR5","doi-asserted-by":"crossref","unstructured":"Liu M, Gao H, Ji S. Towards deeper graph neural networks. In: Proceedings of the 26th ACM SIGKDD International Conference on Knowledge Discovery and Data Mining (KDD), 2020. 338\u2013348","DOI":"10.1145\/3394486.3403076"},{"key":"3248_CR6","unstructured":"Xu B, Shen H, Cao Q, et al. Graph wavelet neural network. In: Proceedings of the 7th International Conference on Learning Representations (ICLR), 2019. 1\u201313"},{"key":"3248_CR7","unstructured":"Wu F, Zhang T Y, de Souza J A H, et al. Simplifying graph convolutional networks. In: Proceedings of the 36th International Conference on Machine Learning (ICML), 2019. 6861\u20136871"},{"key":"3248_CR8","doi-asserted-by":"crossref","unstructured":"Kim D, Kung J, Chai S, et al. Neurocube: a programmable digital neuromorphic architecture with high-density 3D memory. In: Proceedings of ACM\/IEEE 43rd Annual International Symposium on Computer Architecture (ISCA), 2016. 380\u2013392","DOI":"10.1145\/3007787.3001178"},{"key":"3248_CR9","doi-asserted-by":"crossref","unstructured":"Arai J, Shiokawa H, Yamamuro T, et al. Rabbit order: just-in-time parallel reordering for fast graph analysis. In: Proceedings of IEEE International Parallel and Distributed Processing Symposium (IPDPS), 2016. 22\u201331","DOI":"10.1109\/IPDPS.2016.110"},{"key":"3248_CR10","unstructured":"Paszke A, Gross S, Massa F, et al. PyTorch: an imperative style, high-performance deep learning library. In: Proceedings of Advances in Neural Information Processing Systems, 2019. 8026\u20138037"},{"key":"3248_CR11","doi-asserted-by":"crossref","unstructured":"Pawlowski J T. Hybrid memory cube (HMC). In: Proceedings of IEEE Hot Chips 23 Symposium (HCS), 2011. 1\u201324","DOI":"10.1109\/HOTCHIPS.2011.7477494"},{"key":"3248_CR12","unstructured":"Fey M, Lenssen J E. Fast graph representation learning with PyTorch Geometric. In: Proceedings of ICLR Workshop on Representation Learning on Graphs and Manifolds, 2019. 1\u20139"},{"key":"3248_CR13","doi-asserted-by":"publisher","first-page":"260","DOI":"10.1109\/71.993206","volume":"13","author":"H Topcuoglu","year":"2002","unstructured":"Topcuoglu H, Hariri S, Wu M-Y. Performance-effective and low-complexity task scheduling for heterogeneous computing. IEEE Trans Parallel Distrib Syst, 2002, 13: 260\u2013274","journal-title":"IEEE Trans Parallel Distrib Syst"},{"key":"3248_CR14","doi-asserted-by":"crossref","unstructured":"Xu D, Liao Y, Wang Y, et al. Selective off-loading to memory: task partitioning and mapping for PIM-enabled heterogeneous systems. In: Proceedings of the Computing Frontiers Conference (CF), 2017. 255\u2013258","DOI":"10.1145\/3075564.3075584"},{"key":"3248_CR15","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/1365815.1365816","volume":"26","author":"F Chang","year":"2008","unstructured":"Chang F, Dean J, Ghemawat S, et al. Bigtable: a distributed storage system for structured data. ACM Trans Comput Syst, 2008, 26: 1\u201326","journal-title":"ACM Trans Comput Syst"},{"key":"3248_CR16","doi-asserted-by":"crossref","unstructured":"Zhang B, Zeng H, Prasanna V. Accelerating large scale GCN inference on FPGA. In: Proceedings of IEEE 28th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM), 2020. 241","DOI":"10.1109\/FCCM48280.2020.00074"},{"key":"3248_CR17","doi-asserted-by":"crossref","unstructured":"Zhang B, Zeng H, Prasanna V. Hardware acceleration of large scale GCN inference. In: Proceedings of IEEE 31st International Conference on Application-specific Systems, Architectures and Processors (ASAP), 2020. 61\u201368","DOI":"10.1109\/ASAP49362.2020.00019"},{"key":"3248_CR18","doi-asserted-by":"crossref","unstructured":"Wang H, Wang K, Yang J, et al. GCN-RL circuit designer: transferable transistor sizing with graph neural networks and reinforcement learning. In: Proceedings of the 57th ACM\/IEEE Design Automation Conference (DAC), 2020. 1\u20136","DOI":"10.1109\/DAC18072.2020.9218757"},{"key":"3248_CR19","doi-asserted-by":"publisher","first-page":"160407","DOI":"10.1007\/s11432-020-2862-7","volume":"63","author":"X X Guo","year":"2020","unstructured":"Guo X X, Xiang S Y, Zhang Y H, et al. Enhanced memory capacity of a neuromorphic reservoir computing system based on a VCSEL with double optical feedbacks. Sci China Inf Sci, 2020, 63: 160407","journal-title":"Sci China Inf Sci"},{"key":"3248_CR20","doi-asserted-by":"publisher","first-page":"179101","DOI":"10.1007\/s11432-019-2672-5","volume":"63","author":"W Cheng","year":"2020","unstructured":"Cheng W, Cai R, Zeng L F, et al. IMCI: an efficient fingerprint retrieval approach based on 3D stacked memory. Sci China Inf Sci, 2020, 63: 179101","journal-title":"Sci China Inf Sci"},{"key":"3248_CR21","doi-asserted-by":"publisher","first-page":"222401","DOI":"10.1007\/s11432-018-9799-1","volume":"62","author":"K Xi","year":"2019","unstructured":"Xi K, Bi J S, Majumdar S, et al. Total ionizing dose effects on graphene-based charge-trapping memory. Sci China Inf Sci, 2019, 62: 222401","journal-title":"Sci China Inf Sci"},{"key":"3248_CR22","doi-asserted-by":"publisher","first-page":"908","DOI":"10.1109\/JSSC.2019.2963005","volume":"55","author":"Y Zha","year":"2020","unstructured":"Zha Y, Nowak E, Li J. Liquid silicon: a nonvolatile fully programmable processing-in-memory processor with monolithically integrated ReRAM. IEEE J Solid-State Circ, 2020, 55: 908\u2013919","journal-title":"IEEE J Solid-State Circ"},{"key":"3248_CR23","doi-asserted-by":"crossref","unstructured":"Li Z, Yan B, Li H. ReSiPE: ReRAM-based single-spiking processing-in-memory engine. In: Proceedings of the 57th ACM\/IEEE Design Automation Conference (DAC), 2020. 1\u20136","DOI":"10.1109\/DAC18072.2020.9218578"},{"key":"3248_CR24","doi-asserted-by":"crossref","unstructured":"Zheng Q, Wang Z, Feng Z, et al. Lattice: an ADC\/DAC-less ReRAM-based processing-in-memory architecture for accelerating deep convolution neural networks. In: Proceedings of the 57th ACM\/IEEE Design Automation Conference (DAC), 2020. 1\u20136","DOI":"10.1109\/DAC18072.2020.9218590"},{"key":"3248_CR25","doi-asserted-by":"crossref","unstructured":"Gupta S, Imani M, Sim J, et al. SCRIMP: a general stochastic computing architecture using ReRAM in-memory processing. In: Proceedings of Design, Automation Test in Europe Conference Exhibition (DATE), 2020. 1598\u20131601","DOI":"10.23919\/DATE48585.2020.9116338"},{"key":"3248_CR26","doi-asserted-by":"crossref","unstructured":"Yang X, Yan B, Li H, et al. ReTransformer: ReRAM-based processing-in-memory architecture for transformer acceleration. In: Proceedings of IEEE\/ACM International Conference On Computer Aided Design (ICCAD), 2020. 1\u20139","DOI":"10.1145\/3400302.3415640"},{"key":"3248_CR27","doi-asserted-by":"crossref","unstructured":"Wang F, Shen Z, Han L, et al. ReRAM-based processing-in-memory architecture for blockchain platforms. In: Proceedings of the 24th Asia and South Pacific Design Automation Conference (ASPDAC), 2019. 615\u2013620","DOI":"10.1145\/3287624.3287656"},{"key":"3248_CR28","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/3177916","volume":"14","author":"L Han","year":"2018","unstructured":"Han L, Shen Z, Liu D, et al. A novel ReRAM-based processing-in-memory architecture for graph traversal. ACM Trans Storage, 2018, 14: 1\u201326","journal-title":"ACM Trans Storage"},{"key":"3248_CR29","doi-asserted-by":"crossref","unstructured":"Chu C, Wang Y, Zhao Y, et al. PIM-Prune: fine-grain DCNN pruning for crossbar-based process-in-memory architecture. In: Proceedings of the 57th ACM\/IEEE Design Automation Conference (DAC), 2020. 1\u20136","DOI":"10.1109\/DAC18072.2020.9218523"},{"key":"3248_CR30","doi-asserted-by":"crossref","unstructured":"Angizi S, He Z, Rakin A S, et al. CMP-PIM: an energy-efficient comparator-based processing-in-memory neural network accelerator. In: Proceedings of the 55th ACM\/ESDA\/IEEE Design Automation Conference (DAC), 2018. 1\u20136","DOI":"10.1145\/3195970.3196009"},{"key":"3248_CR31","doi-asserted-by":"crossref","unstructured":"Yang Y, Chen X, Han Y. Dadu-CD: fast and efficient processing-in-memory accelerator for collision detection. In: Proceedings of the 57th ACM\/IEEE Design Automation Conference (DAC), 2020. 1\u20136","DOI":"10.1109\/DAC18072.2020.9218709"},{"key":"3248_CR32","doi-asserted-by":"publisher","first-page":"2909","DOI":"10.1109\/TCSI.2020.2984161","volume":"67","author":"Z Liu","year":"2020","unstructured":"Liu Z, Ren E, Qiao F, et al. NS-CIM: a current-mode computation-in-memory architecture enabling near-sensor processing for intelligent IoT vision nodes. IEEE Trans Circuits Syst I, 2020, 67: 2909\u20132922","journal-title":"IEEE Trans Circuits Syst I"},{"key":"3248_CR33","doi-asserted-by":"crossref","unstructured":"Imani M, Pampana S, Gupta S, et al. DUAL: acceleration of clustering algorithms using digital-based processing in-memory. In: Proceedings of the 53rd Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO), 2020. 356\u2013371","DOI":"10.1109\/MICRO50266.2020.00039"},{"key":"3248_CR34","doi-asserted-by":"crossref","unstructured":"Wan Z, Dai G, Soh Y J, et al. An order sampling processing-in-memory architecture for approximate graph pattern mining. In: Proceedings of the 2020 on Great Lakes Symposium on VLSI (GLSVLSI), 2020. 357\u2013362","DOI":"10.1145\/3386263.3406912"},{"key":"3248_CR35","doi-asserted-by":"crossref","unstructured":"Xu S, Chen X, Qian X, et al. TUPIM: a transparent and universal processing-in-memory architecture for unmodified binaries. In: Proceedings of the 2020 on Great Lakes Symposium on VLSI (GLSVLSI), 2020. 199\u2013204","DOI":"10.1145\/3386263.3406896"},{"key":"3248_CR36","doi-asserted-by":"crossref","unstructured":"Kwon Y, Lee Y, Rhu M. TensorDIMM: a practical near-memory processing architecture for embeddings and tensor operations in deep learning. In: Proceedings of the 52nd Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO), 2019. 740\u2013753","DOI":"10.1145\/3352460.3358284"},{"key":"3248_CR37","doi-asserted-by":"publisher","first-page":"1325","DOI":"10.1109\/TC.2019.2903055","volume":"68","author":"S Gupta","year":"2019","unstructured":"Gupta S, Imani M, Kaur H, et al. NNPIM: a processing in-memory architecture for neural network acceleration. IEEE Trans Comput, 2019, 68: 1325\u20131337","journal-title":"IEEE Trans Comput"},{"key":"3248_CR38","doi-asserted-by":"publisher","first-page":"628","DOI":"10.1109\/TCAD.2018.2819080","volume":"38","author":"M Imani","year":"2019","unstructured":"Imani M, Gupta S, Sharma S, et al. NVQuery: efficient query processing in nonvolatile memory. IEEE Trans Comput-Aided Des Integr Circ Syst, 2019, 38: 628\u2013639","journal-title":"IEEE Trans Comput-Aided Des Integr Circ Syst"},{"key":"3248_CR39","doi-asserted-by":"publisher","first-page":"1738","DOI":"10.1109\/TPDS.2019.2892957","volume":"30","author":"C H Chen","year":"2019","unstructured":"Chen C H, Hsia T Y, Huang Y, et al. Data prefetching and eviction mechanisms of in-memory storage systems based on scheduling for big data processing. IEEE Trans Parallel Distrib Syst, 2019, 30: 1738\u20131752","journal-title":"IEEE Trans Parallel Distrib Syst"},{"key":"3248_CR40","doi-asserted-by":"publisher","first-page":"640","DOI":"10.1109\/TCAD.2018.2821565","volume":"38","author":"G Dai","year":"2019","unstructured":"Dai G, Huang T, Chi Y, et al. GraphH: a processing-in-memory architecture for large-scale graph processing. IEEE Trans Comput-Aided Des Integr Circ Syst, 2019, 38: 640\u2013653","journal-title":"IEEE Trans Comput-Aided Des Integr Circ Syst"},{"key":"3248_CR41","doi-asserted-by":"crossref","unstructured":"Wang Y, Zhang M, Yang J. Exploiting parallelism for convolutional connections in processing-in-memory architecture. In: Proceedings of the 54th ACM\/EDAC\/IEEE Design Automation Conference (DAC), 2017. 1\u20136","DOI":"10.1145\/3061639.3062242"},{"key":"3248_CR42","doi-asserted-by":"publisher","first-page":"1428","DOI":"10.1109\/TPDS.2018.2791440","volume":"29","author":"Y Wang","year":"2018","unstructured":"Wang Y, Chen W, Yang J, et al. Towards memory-efficient allocation of CNNs on processing-in-memory architecture. IEEE Trans Parallel Distrib Syst, 2018, 29: 1428\u20131441","journal-title":"IEEE Trans Parallel Distrib Syst"},{"key":"3248_CR43","doi-asserted-by":"publisher","first-page":"589","DOI":"10.1109\/TPDS.2018.2868062","volume":"30","author":"Y Wang","year":"2019","unstructured":"Wang Y, Chen W, Yang J, et al. Exploiting parallelism for CNN applications on 3D stacked processing-in-memory architecture. IEEE Trans Parallel Distrib Syst, 2019, 30: 589\u2013600","journal-title":"IEEE Trans Parallel Distrib Syst"},{"key":"3248_CR44","doi-asserted-by":"crossref","unstructured":"Sun H, Zhu Z, Cai Y, et al. An energy-efficient quantized and regularized training framework for processing-in-memory accelerators. In: Proceedings of the 25th Asia and South Pacific Design Automation Conference (ASP-DAC), 2020. 325\u2013330","DOI":"10.1109\/ASP-DAC47756.2020.9045192"},{"key":"3248_CR45","doi-asserted-by":"crossref","unstructured":"Zhang C, Meng T, Sun G. PM3: power modeling and power management for processing-in-memory. In: Proceedings of IEEE International Symposium on High Performance Computer Architecture (HPCA), 2018. 558\u2013570","DOI":"10.1109\/HPCA.2018.00054"},{"key":"3248_CR46","doi-asserted-by":"crossref","unstructured":"Geng T, Li A, Shi R, et al. AWB-GCN: a graph convolutional network accelerator with runtime workload rebalancing. In: Proceedings of the 53rd Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO), 2020. 922\u2013936","DOI":"10.1109\/MICRO50266.2020.00079"},{"key":"3248_CR47","doi-asserted-by":"crossref","unstructured":"Yan M, Deng L, Hu X, et al. HyGCN: a GCN accelerator with hybrid architecture. In: Proceedings of IEEE International Symposium on High Performance Computer Architecture (HPCA), 2020. 15\u201329","DOI":"10.1109\/HPCA47549.2020.00012"},{"key":"3248_CR48","doi-asserted-by":"publisher","unstructured":"Liang S, Wang Y, Liu C, et al. EnGN: a high-throughput and energy-efficient accelerator for large graph neural networks. IEEE Trans Comput, 2021. doi: https:\/\/doi.org\/10.1109\/TC.2020.3014632","DOI":"10.1109\/TC.2020.3014632"},{"key":"3248_CR49","unstructured":"Hamilton W L, Ying R, Leskovec J. Inductive representation learning on large graphs. In: Proceedings of the 31st International Conference on Neural Information Processing Systems (NIPS), 2017. 1025\u20131035"}],"container-title":["Science China Information Sciences"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11432-020-3248-y.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s11432-020-3248-y\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11432-020-3248-y.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,20]],"date-time":"2022-07-20T20:16:28Z","timestamp":1658348188000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s11432-020-3248-y"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,5,10]]},"references-count":49,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2021,6]]}},"alternative-id":["3248"],"URL":"https:\/\/doi.org\/10.1007\/s11432-020-3248-y","relation":{},"ISSN":["1674-733X","1869-1919"],"issn-type":[{"value":"1674-733X","type":"print"},{"value":"1869-1919","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,5,10]]},"assertion":[{"value":"31 December 2020","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"10 March 2021","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"15 April 2021","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"10 May 2021","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}],"article-number":"160409"}}