{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,24]],"date-time":"2026-06-24T18:36:34Z","timestamp":1782326194802,"version":"3.54.5"},"reference-count":110,"publisher":"Springer Science and Business Media LLC","issue":"6","license":[{"start":{"date-parts":[[2021,5,10]],"date-time":"2021-05-10T00:00:00Z","timestamp":1620604800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2021,5,10]],"date-time":"2021-05-10T00:00:00Z","timestamp":1620604800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Sci. China Inf. Sci."],"published-print":{"date-parts":[[2021,6]]},"DOI":"10.1007\/s11432-021-3220-0","type":"journal-article","created":{"date-parts":[[2021,5,12]],"date-time":"2021-05-12T16:03:19Z","timestamp":1620835399000},"update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":33,"title":["A survey of in-spin transfer torque MRAM computing"],"prefix":"10.1007","volume":"64","author":[{"given":"Hao","family":"Cai","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Bo","family":"Liu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Juntong","family":"Chen","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Lirida","family":"Naviner","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yongliang","family":"Zhou","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zhen","family":"Wang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jun","family":"Yang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"297","published-online":{"date-parts":[[2021,5,10]]},"reference":[{"key":"3220_CR1","doi-asserted-by":"publisher","first-page":"191","DOI":"10.1038\/nnano.2015.29","volume":"10","author":"H S P Wong","year":"2015","unstructured":"Wong H S P, Salahuddin S. Memory leads the way to better computing. Nat Nanotech, 2015, 10: 191\u2013194","journal-title":"Nat Nanotech"},{"key":"3220_CR2","doi-asserted-by":"publisher","first-page":"43","DOI":"10.1109\/MSSC.2019.2922889","volume":"11","author":"N Verma","year":"2019","unstructured":"Verma N, Jia H, Valavi H, et al. In-memory computing: advances and prospects. IEEE Solid-State Circ Mag, 2019, 11: 43\u201355","journal-title":"IEEE Solid-State Circ Mag"},{"key":"3220_CR3","doi-asserted-by":"publisher","first-page":"43","DOI":"10.1109\/MSSC.2016.2546199","volume":"8","author":"S Yu","year":"2016","unstructured":"Yu S, Chen P Y. Emerging memory technologies: recent trends and prospects. IEEE Solid-State Circ Mag, 2016, 8: 43\u201356","journal-title":"IEEE Solid-State Circ Mag"},{"key":"3220_CR4","doi-asserted-by":"crossref","unstructured":"Yang J, Kong Y Y, Wang Z, et al. Sandwich-RAM: an energy-efficient in-memory BWN architecture with pulse-width modulation. In: Proceedings of IEEE International Solid-State Circuits Conference, 2019. 394\u2013396","DOI":"10.1109\/ISSCC.2019.8662435"},{"key":"3220_CR5","first-page":"477","volume":"66","author":"Y Q Tang","year":"2019","unstructured":"Tang Y Q, Zhang J T, Verma N. Scaling up in-memory-computing classifiers via boosted feature subsets in banked architectures. IEEE Trans Circ Syst II, 2019, 66: 477\u2013481","journal-title":"IEEE Trans Circ Syst II"},{"key":"3220_CR6","doi-asserted-by":"publisher","first-page":"127","DOI":"10.1109\/JSSC.2016.2616357","volume":"52","author":"Y H Chen","year":"2017","unstructured":"Chen Y H, Krishna T, Emer J S, et al. Eyeriss: an energy-efficient reconfigurable accelerator for deep convolutional neural networks. IEEE J Solid-State Circ, 2017, 52: 127\u2013138","journal-title":"IEEE J Solid-State Circ"},{"key":"3220_CR7","doi-asserted-by":"publisher","first-page":"4782","DOI":"10.1109\/TNNLS.2017.2778940","volume":"29","author":"F Merrikh-Bayat","year":"2018","unstructured":"Merrikh-Bayat F, Guo X, Klachko M, et al. High-performance mixed-signal neurocomputing with nanoscale floating-gate memory cell arrays. IEEE Trans Neural Netw Learn Syst, 2018, 29: 4782\u20134790","journal-title":"IEEE Trans Neural Netw Learn Syst"},{"key":"3220_CR8","doi-asserted-by":"publisher","first-page":"187","DOI":"10.1038\/nnano.2015.24","volume":"10","author":"A D Kent","year":"2015","unstructured":"Kent A D, Worledge D C. A new spin on magnetic memories. Nat Nanotech, 2015, 10: 187\u2013191","journal-title":"Nat Nanotech"},{"key":"3220_CR9","doi-asserted-by":"publisher","first-page":"1700","DOI":"10.1109\/4.962291","volume":"36","author":"T Cho","year":"2001","unstructured":"Cho T, Lee Y T, Kim E C, et al. A dual-mode NAND flash memory: 1-Gb multilevel and high-performance 512-Mb single-level modes. IEEE J Solid-State Circ, 2001, 36: 1700\u20131706","journal-title":"IEEE J Solid-State Circ"},{"key":"3220_CR10","doi-asserted-by":"crossref","unstructured":"Sheu S S, Chang M F, Lin K F, et al. A 4 Mb embedded SLC resistive-RAM macro with 7.2 ns read-write random-access time and 160 ns MLC-access capability. In: Proceedings of IEEE International Solid-State Circuits Conference, 2011. 200\u2013202","DOI":"10.1109\/ISSCC.2011.5746281"},{"key":"3220_CR11","doi-asserted-by":"crossref","unstructured":"Wang P Q, Ji Y, Hong C et al. SNrram: an efficient sparse neural network computation architecture based on resistive random-access memory. In: Proceedings of the 55th ACM\/ESDA\/IEEE Design Automation Conference (DAC), 2018. 1\u20136","DOI":"10.1145\/3195970.3196116"},{"key":"3220_CR12","doi-asserted-by":"crossref","unstructured":"Jiang L, Zhao B, Zhang Y T, et al. Improving write operations in MLC phase change memory. In: Proceedings of International Symposium on High-Performance Comp Architecture, 2012. 1\u201310","DOI":"10.1109\/HPCA.2012.6169027"},{"key":"3220_CR13","doi-asserted-by":"crossref","unstructured":"Ni K, Grisafe B, Chakraborty W, et al. In-memory computing primitive for sensor data fusion in 28 nm HKMG FeFET technology. In: Proceedings of IEEE International Electron Devices Meeting (IEDM), 2018","DOI":"10.1109\/IEDM.2018.8614527"},{"key":"3220_CR14","first-page":"132","volume":"5","author":"I Yoon","year":"2019","unstructured":"Yoon I, Khan A, Datta S, et al. A FerroFET-based in-memory processor for solving distributed and iterative optimizations via least-squares method. IEEE J Explor Solid-State Comput Dev Circ, 2019, 5: 132\u2013141","journal-title":"IEEE J Explor Solid-State Comput Dev Circ"},{"key":"3220_CR15","doi-asserted-by":"crossref","unstructured":"Wu J Y, Lee M H, Khwa W S, et al. A double-density dual-mode phase change memory using a novel background storage scheme. In: Proceedings of IEEE Symposium on VLSI Technology, 2014","DOI":"10.1109\/VLSIT.2014.6894382"},{"key":"3220_CR16","doi-asserted-by":"publisher","first-page":"5975","DOI":"10.1002\/adma.201301940","volume":"25","author":"M Cassinerio","year":"2013","unstructured":"Cassinerio M, Ciocchini N, Ielmini D. Logic computation in phase change materials by threshold and memory switching. Adv Mater, 2013, 25: 5975\u20135980","journal-title":"Adv Mater"},{"key":"3220_CR17","first-page":"844","volume":"68","author":"H Pozidis","year":"2021","unstructured":"Pozidis H, Papandreou N, Stanisavljevic M et al. Circuit and system-level aspects of phase change memory. IEEE Trans Circ Syst, 2021, 68: 844\u2013850","journal-title":"IEEE Trans Circ Syst"},{"key":"3220_CR18","doi-asserted-by":"crossref","unstructured":"Khwa W S, Chen J J, Li J F, et al. A 65 nm 4 Kb algorithm-dependent computing-in-memory SRAM unit-macro with 2.3 ns and 55.8TOPS\/W fully parallel product-sum operation for binary DNN edge processors. In: Proceedings of IEEE International Solid-State Circuits Conference, 2018. 496\u2013498","DOI":"10.1109\/ISSCC.2018.8310401"},{"key":"3220_CR19","doi-asserted-by":"publisher","first-page":"1789","DOI":"10.1109\/JSSC.2019.2899730","volume":"54","author":"H Valavi","year":"2019","unstructured":"Valavi H, Ramadge P J, Nestler E, et al. A 64-Tile 2.4-Mb in-memory-computing CNN accelerator employing charge-domain compute. IEEE J Solid-State Circ, 2019, 54: 1789\u20131799","journal-title":"IEEE J Solid-State Circ"},{"key":"3220_CR20","doi-asserted-by":"crossref","unstructured":"Su J W, Si X, Chou Y C, et al. A 28 nm 64 Kb inference-training two-way transpose multibit 6T SRAM compute-in-memory macro for AI edge chips. In: Proceedings of IEEE International Solid-State Circuits Conference, 2020. 240\u2013242","DOI":"10.1109\/ISSCC19947.2020.9062949"},{"key":"3220_CR21","doi-asserted-by":"crossref","unstructured":"Dong Q, Sinangil M, Erbagci B, et al. A 351TOPS\/W and 372.4GOPS compute-in-memory SRAM macro in 7 nm FinFET CMOS for machine-learning applications. In: Proceedings of IEEE International Solid-State Circuits Conference, 2020. 242\u2013244","DOI":"10.1109\/ISSCC19947.2020.9062985"},{"key":"3220_CR22","doi-asserted-by":"publisher","first-page":"2609","DOI":"10.1109\/JSSC.2020.2987714","volume":"55","author":"H Y Jia","year":"2020","unstructured":"Jia H Y, Valavi H, Tang Y Q, et al. A programmable heterogeneous microprocessor based on bit-scalable in-memory computing. IEEE J Solid-State Circ, 2020, 55: 2609\u20132621","journal-title":"IEEE J Solid-State Circ"},{"key":"3220_CR23","doi-asserted-by":"crossref","unstructured":"Chen W H, Lin W J, Lai L Y, et al. A 16 Mb dual-mode ReRAM macro with sub-14 ns computing-in-memory and memory functions enabled by self-write termination scheme. In: Proceedings of IEEE International Electron Devices Meeting (IEDM), 2017","DOI":"10.1109\/IEDM.2017.8268468"},{"key":"3220_CR24","doi-asserted-by":"crossref","unstructured":"Liu Q, Gao B, Yao P, et al. A fully integrated analog ReRAM based 78.4TOPS\/W compute-in-memory chip with fully parallel MAC computing. In: Proceedings of IEEE International Solid-State Circuits Conference, 2020. 500\u2013502","DOI":"10.1109\/ISSCC19947.2020.9062953"},{"key":"3220_CR25","doi-asserted-by":"crossref","unstructured":"Xue C X, Huang T Y, Liu J S, et al. A 22 nm 2 Mb ReRAM compute-in-memory macro with 121-28TOPS\/W for multibit MAC computing for tiny AI edge devices. In: Proceedings of IEEE International Solid-State Circuits Conference, 2020. 244\u2013246","DOI":"10.1109\/ISSCC19947.2020.9063078"},{"key":"3220_CR26","doi-asserted-by":"publisher","first-page":"476","DOI":"10.1109\/JSSC.2014.2362853","volume":"50","author":"M Natsui","year":"2015","unstructured":"Natsui M, Suzuki D, Sakimura N, et al. Nonvolatile logic-in-memory LSI using cycle-based power gating and its application to motion-vector prediction. IEEE J Solid-State Circ, 2015, 50: 476\u2013489","journal-title":"IEEE J Solid-State Circ"},{"key":"3220_CR27","doi-asserted-by":"publisher","first-page":"1844","DOI":"10.1109\/JPROC.2016.2574939","volume":"104","author":"T Hanyu","year":"2016","unstructured":"Hanyu T, Endoh T, Suzuki D, et al. Standby-power-free integrated circuits using MTJ-based VLSI computing. Proc IEEE, 2016, 104: 1844\u20131863","journal-title":"Proc IEEE"},{"key":"3220_CR28","doi-asserted-by":"crossref","unstructured":"Wu M H, Hong M C, Chang C C, et al. Extremely compact integrate-and-fire STT-MRAM neuron: a pathway toward all-spin artificial deep neural network. In: Proceedings of IEEE Symposium on VLSI Technology, 2019. 34\u201335","DOI":"10.23919\/VLSIT.2019.8776569"},{"key":"3220_CR29","doi-asserted-by":"publisher","first-page":"485","DOI":"10.1109\/JETCAS.2019.2932285","volume":"9","author":"I Yoon","year":"2019","unstructured":"Yoon I, Anwar M A, Joshi R V, et al. Hierarchical memory system with STT-MRAM and SRAM to support transfer and real-time reinforcement learning in autonomous drones. IEEE J Emerg Sel Top Circ Syst, 2019, 9: 485\u2013497","journal-title":"IEEE J Emerg Sel Top Circ Syst"},{"key":"3220_CR30","doi-asserted-by":"crossref","unstructured":"Chang C C, Wu M H, Lin J W, et al. NV-BNN: an accurate deep convolutional neural network based on binary STT-MRAM for adaptive AI edge. In: Proceedings of the 56th Annual Design Automation Conference, 2019. 1\u20136","DOI":"10.1145\/3316781.3317872"},{"key":"3220_CR31","doi-asserted-by":"crossref","unstructured":"Chang T, Chiu Y, Lee C, et al. A 22 nm 1 Mb 1024b-read and near-memory-computing dual-mode STT-MRAM macro with 42.6 GB\/s read bandwidth for security-aware mobile devices. In: Proceedings of IEEE International Solid-State Circuits Conference, 2020. 224\u2013226","DOI":"10.1109\/ISSCC19947.2020.9063072"},{"key":"3220_CR32","doi-asserted-by":"crossref","unstructured":"Yang L, Angizi S, Fan D L, et al. A flexible processing-in-memory accelerator for dynamic channel-adaptive deep neural networks. In: Proceedings of the 25th Asia and South Pacific Design Automation Conference (ASP-DAC), 2020. 313\u2013318","DOI":"10.1109\/ASP-DAC47756.2020.9045166"},{"key":"3220_CR33","first-page":"182","volume":"5","author":"V Ostwal","year":"2019","unstructured":"Ostwal V, Zand R, DeMara R, et al. A novel compound synapse using probabilistic spin-orbit-torque switching for MTJ-based deep neural networks. IEEE J Explor Solid-State Comput Dev Circ, 2019, 5: 182\u2013187","journal-title":"IEEE J Explor Solid-State Comput Dev Circ"},{"key":"3220_CR34","doi-asserted-by":"crossref","unstructured":"Doevenspeck J, Garello K, Verhoef B, et al. SOT-MRAM based analog in-memory computing for DNN inference. In: Proceedings of IEEE Symposium on VLSI Technology, 2020","DOI":"10.1109\/VLSITechnology18217.2020.9265099"},{"key":"3220_CR35","doi-asserted-by":"crossref","unstructured":"Li S C, Xu C, Zou Q S, et al. Pinatubo: a processing-in-memory architecture for bulk bitwise operations in emerging non-volatile memories. In: Proceedings of the 53rd ACM\/EDAC\/IEEE Design Automation Conference (DAC), 2016. 1\u20136","DOI":"10.1145\/2897937.2898064"},{"key":"3220_CR36","first-page":"847","volume":"64","author":"H Cai","year":"2017","unstructured":"Cai H, Wang Y, de Barros N L A, et al. Robust ultra-low power non-volatile logic-in-memory circuits in FD-SOI technology. IEEE Trans Circ Syst I, 2017, 64: 847\u2013857","journal-title":"IEEE Trans Circ Syst I"},{"key":"3220_CR37","doi-asserted-by":"publisher","first-page":"1379","DOI":"10.1109\/JPROC.2015.2444094","volume":"103","author":"G Indiveri","year":"2015","unstructured":"Indiveri G, Liu S C. Memory and information processing in neuromorphic systems. Proc IEEE, 2015, 103: 1379\u20131397","journal-title":"Proc IEEE"},{"key":"3220_CR38","first-page":"4733","volume":"67","author":"B Liu","year":"2020","unstructured":"Liu B, Cai H, Wang Z, et al. A 22 nm, 10.8\u00b5W\/15.1\u00b5W dual computing modes high power-performance-area efficiency domained background noise aware keyword- spotting processor. IEEE Trans Circ Syst I, 2020, 67: 4733\u20134746","journal-title":"IEEE Trans Circ Syst I"},{"key":"3220_CR39","doi-asserted-by":"publisher","first-page":"995","DOI":"10.1109\/JSSC.2017.2776302","volume":"53","author":"Y Q Zhang","year":"2018","unstructured":"Zhang Y Q, Xu L, Dong Q, et al. Recryptor: a reconfigurable cryptographic cortex-M0 processor with in-memory and near-memory computing for IoT security. IEEE J Solid-State Circ, 2018, 53: 995\u20131005","journal-title":"IEEE J Solid-State Circ"},{"key":"3220_CR40","doi-asserted-by":"crossref","unstructured":"Srinivasan G, Wijesinghe P, Sarwar S S, et al. Significance driven hybrid 8T-6T SRAM for energy-efficient synaptic storage in artificial neural networks. In: Proceedings of Design, Automation and Test in Europe Conference and Exhibition (DATE), 2016. 151\u2013156","DOI":"10.3850\/9783981537079_0909"},{"key":"3220_CR41","doi-asserted-by":"crossref","unstructured":"Bortolotti D, Mangia M, Bartolini A, et al. An ultra-low power dual-mode ECG monitor for healthcare and wellness. In: Proceedings of Design, Automation and Test in Europe Conference and Exhibition (DATE), 2015. 1611\u20131616","DOI":"10.7873\/DATE.2015.0784"},{"key":"3220_CR42","doi-asserted-by":"publisher","first-page":"246","DOI":"10.1038\/s41928-018-0054-8","volume":"1","author":"M Le Gallo","year":"2018","unstructured":"Le Gallo M, Sebastian A, Mathis R, et al. Mixed-precision in-memory computing. Nat Electron, 2018, 1: 246\u2013253","journal-title":"Nat Electron"},{"key":"3220_CR43","doi-asserted-by":"publisher","first-page":"4492","DOI":"10.1109\/TED.2017.2755867","volume":"64","author":"Y S Chen","year":"2017","unstructured":"Chen Y S, Wang D Y, Hsin Y C, et al. On the hardware implementation of MRAM physically unclonable function. IEEE Trans Electron Dev, 2017, 64: 4492\u20134495","journal-title":"IEEE Trans Electron Dev"},{"key":"3220_CR44","doi-asserted-by":"crossref","unstructured":"Yang K Y, Dong Q, Wang Z H, et al. A 28 nm integrated true random number generator harvesting entropy from MRAM. In: Proceedings of IEEE Symposium on VLSI Circuits, 2018. 171\u2013172","DOI":"10.1109\/VLSIC.2018.8502431"},{"key":"3220_CR45","unstructured":"Choi W, Lv Y, Kim J, et al. A magnetic tunnel junction based true random number generator with conditional perturb and real-time output probability tracking. In: Proceedings of IEEE International Electron Devices Meeting (IEDM), 2014"},{"key":"3220_CR46","doi-asserted-by":"publisher","first-page":"166","DOI":"10.1109\/TBCAS.2015.2414423","volume":"9","author":"A F Vincent","year":"2015","unstructured":"Vincent A F, Larroque J, Locatelli N, et al. Spin-transfer torque magnetic memory as a stochastic memristive synapse for neuromorphic systems. IEEE Trans Biomed Circ Syst, 2015, 9: 166\u2013174","journal-title":"IEEE Trans Biomed Circ Syst"},{"key":"3220_CR47","doi-asserted-by":"publisher","first-page":"2024","DOI":"10.1109\/JPROC.2016.2597152","volume":"104","author":"J Grollier","year":"2016","unstructured":"Grollier J, Querlioz D, Stiles M D. Spintronic nanodevices for bioinspired computing. Proc IEEE, 2016, 104: 2024\u20132039","journal-title":"Proc IEEE"},{"key":"3220_CR48","unstructured":"Pedretti G, Bianchi S, Milo V, et al. Modeling-based design of brain-inspired spiking neural networks with RRAM learning synapses. In: Proceedings of IEEE International Electron Devices Meeting (IEDM), 2014"},{"key":"3220_CR49","doi-asserted-by":"crossref","unstructured":"Hu M, Strachan J P, Li Z Y, et al. Dot-product engine for neuromorphic computing: programming 1T1M crossbar to accelerate matrix-vector multiplication. In: Proceedings of the 53rd ACM\/EDAC\/IEEE Design Automation Conference (DAC), 2016. 1\u20136","DOI":"10.1145\/2897937.2898010"},{"key":"3220_CR50","doi-asserted-by":"crossref","unstructured":"Shafiee A, Nag A, Muralimanohar N, et al. ISAAC: a convolutional neural network accelerator with in-situ analog arithmetic in crossbars. In: Proceedings of the 43rd Annual International Symposium on Computer Architecture (ISCA), 2016. 14\u201326","DOI":"10.1145\/3007787.3001139"},{"key":"3220_CR51","doi-asserted-by":"publisher","first-page":"60","DOI":"10.1038\/s41586-018-0180-5","volume":"558","author":"S Ambrogio","year":"2018","unstructured":"Ambrogio S, Narayanan P, Tsai H, et al. Equivalent-accuracy accelerated neural-network training using analogue memory. Nature, 2018, 558: 60\u201367","journal-title":"Nature"},{"key":"3220_CR52","doi-asserted-by":"publisher","first-page":"137","DOI":"10.1038\/s41928-018-0023-2","volume":"1","author":"Z Wang","year":"2018","unstructured":"Wang Z, Joshi S, Savel\u2019ev S, et al. Fully memristive neural networks for pattern classification with unsupervised learning. Nat Electron, 2018, 1: 137\u2013145","journal-title":"Nat Electron"},{"key":"3220_CR53","doi-asserted-by":"crossref","unstructured":"Chen W H, Li K X, Lin W Y, et al. A 65 nm 1 Mb nonvolatile computing-in-memory ReRAM macro with sub-16 ns multiply-and-accumulate for binary DNN AI edge processors. In: Proceedings of IEEE International Solid-State Circuits Conference, 2018. 494\u2013496","DOI":"10.1109\/ISSCC.2018.8310400"},{"key":"3220_CR54","doi-asserted-by":"crossref","unstructured":"Xue C X, Chen W H, Liu J S, et al. A 1 Mb multibit ReRAM computing-in-memory macro with 14.6 ns parallel MAC computing time for CNN based AI edge processors. In: Proceedings of IEEE International Solid-State Circuits Conference, 2019. 388\u2013390","DOI":"10.1109\/ISSCC.2019.8662395"},{"key":"3220_CR55","doi-asserted-by":"crossref","unstructured":"Mochida R, Kouno K, Hayata Y, et al. A 4M synapses integrated analog ReRAM based 66.5 TOPS\/W neural-network processor with cell current controlled writing and flexible network architecture. In: Proceedings of IEEE Symposium on VLSI Technology, 2018. 175\u2013176","DOI":"10.1109\/VLSIT.2018.8510676"},{"key":"3220_CR56","unstructured":"Sun B H, Liu D, Yu L, et al. MRAM co-designed processing-in-memory CNN accelerator for mobile and IoT applications. 2018. ArXiv:1811.12179"},{"key":"3220_CR57","doi-asserted-by":"crossref","unstructured":"Bocquet M, Hirztlin T, Klein J, et al. In-memory and error-immune differential RRAM implementation of binarized deep neural networks. In: Proceedings of IEEE International Electron Devices Meeting (IEDM), 2018","DOI":"10.1109\/IEDM.2018.8614639"},{"key":"3220_CR58","doi-asserted-by":"crossref","unstructured":"Angizi S, He Z Z, Rakin A S, et al. CMP-PIM: an energy-efficient comparator-based processing-in-memory neural network accelerator. In: Proceedings of the 55th Annual Design Automation Conference, 2018. 1\u20136","DOI":"10.1145\/3195970.3196009"},{"key":"3220_CR59","doi-asserted-by":"publisher","first-page":"2668","DOI":"10.1109\/TVLSI.2019.2926984","volume":"27","author":"L Chang","year":"2019","unstructured":"Chang L, Ma X, Wang Z H, et al. PXNOR-BNN: in\/with spin-orbit torque MRAM preset-XNOR operation-based binary neural networks. IEEE Trans VLSI Syst, 2019, 27: 2668\u20132679","journal-title":"IEEE Trans VLSI Syst"},{"key":"3220_CR60","doi-asserted-by":"crossref","unstructured":"Patil A, Hua H C, Gonugondla S, et al. An MRAM-based deep in-memory architecture for deep neural networks. In: Proceedings of IEEE International Symposium on Circuits and Systems (ISCAS), 2019. 1\u20136","DOI":"10.1109\/ISCAS.2019.8702206"},{"key":"3220_CR61","doi-asserted-by":"crossref","unstructured":"Liu Q, Gao B, Yao P, et al. A fully integrated analog ReRAM based 78.4TOPS\/W compute-in-memory chip with fully parallel MAC computing. In: Proceedings of IEEE International Solid-State Circuits Conference, 2020. 500\u2013502","DOI":"10.1109\/ISSCC19947.2020.9062953"},{"key":"3220_CR62","doi-asserted-by":"publisher","first-page":"225","DOI":"10.1016\/0375-9601(75)90174-7","volume":"54","author":"M Julliere","year":"1975","unstructured":"Julliere M. Tunneling between ferromagnetic films. Phys Lett A, 1975, 54: 225\u2013226","journal-title":"Phys Lett A"},{"key":"3220_CR63","doi-asserted-by":"publisher","first-page":"671","DOI":"10.1038\/s41467-018-03140-z","volume":"9","author":"M X Wang","year":"2018","unstructured":"Wang M X, Cai W L, Cao K H, et al. Current-induced magnetization switching in atom-thick tungsten engineered perpendicular magnetic tunnel junctions with large tunnel magnetoresistance. Nat Commun, 2018, 9: 671","journal-title":"Nat Commun"},{"key":"3220_CR64","doi-asserted-by":"publisher","first-page":"1762","DOI":"10.1109\/TED.2016.2533438","volume":"63","author":"Y Wang","year":"2016","unstructured":"Wang Y, Cai H, Naviner L A B, et al. Compact model of dielectric breakdown in spin-transfer torque magnetic tunnel junction. IEEE Trans Electron Dev, 2016, 63: 1762\u20131767","journal-title":"IEEE Trans Electron Dev"},{"key":"3220_CR65","doi-asserted-by":"publisher","first-page":"813","DOI":"10.1038\/nmat2024","volume":"6","author":"C Chappert","year":"2007","unstructured":"Chappert C, Fert A, van Dau F N. The emergence of spin electronics in data storage. Nat Mater, 2007, 6: 813\u2013823","journal-title":"Nat Mater"},{"key":"3220_CR66","first-page":"1602","volume":"67","author":"Y L Zhou","year":"2020","unstructured":"Zhou Y L, Cai H, Xie L, et al. A self-timed voltage-mode sensing scheme with successive sensing and checking for STT-MRAM. IEEE Trans Circ Syst I, 2020, 67: 1602\u20131614","journal-title":"IEEE Trans Circ Syst I"},{"key":"3220_CR67","first-page":"3352","volume":"67","author":"Y L Zhou","year":"2020","unstructured":"Zhou Y L, Cai H, Liu B, et al. MTJ-LRB: proposal of MTJ-based loop replica bitline as MRAM device-circuit interaction for PVT-robust sensing. IEEE Trans Circ Syst II, 2020, 67: 3352\u20133356","journal-title":"IEEE Trans Circ Syst II"},{"key":"3220_CR68","doi-asserted-by":"publisher","first-page":"2017","DOI":"10.1109\/TED.2019.2898391","volume":"66","author":"H Zhang","year":"2019","unstructured":"Zhang H, Kang W, Cao K H, et al. Spintronic processing unit in spin transfer torque magnetic random access memory. IEEE Trans Electron Dev, 2019, 66: 2017\u20132022","journal-title":"IEEE Trans Electron Dev"},{"key":"3220_CR69","doi-asserted-by":"publisher","first-page":"69","DOI":"10.1016\/j.mejo.2018.09.005","volume":"81","author":"L Y Zhang","year":"2018","unstructured":"Zhang L Y, Deng E, Cai H, et al. A high-reliability and low-power computing-in-memory implementation within STT-MRAM. MicroElectron J, 2018, 81: 69\u201375","journal-title":"MicroElectron J"},{"key":"3220_CR70","doi-asserted-by":"publisher","first-page":"470","DOI":"10.1109\/TVLSI.2017.2776954","volume":"26","author":"S Jain","year":"2018","unstructured":"Jain S, Ranjan A, Roy K, et al. Computing in memory with spin-transfer torque magnetic RAM. IEEE Trans VLSI Syst, 2018, 26: 470\u2013483","journal-title":"IEEE Trans VLSI Syst"},{"key":"3220_CR71","doi-asserted-by":"crossref","unstructured":"Dou C M, Chen W H, Xue C X, et al. Nonvolatile circuits-devices interaction for memory, logic and artificial intelligence. In: Proceedings of IEEE Symposium on VLSI Technology, 2018. 171\u2013172","DOI":"10.1109\/VLSIT.2018.8510627"},{"key":"3220_CR72","doi-asserted-by":"crossref","unstructured":"Pan Y, Ouyang P, Zhao Y, et al. A MLC STT-MRAM based computing in-memory architec-ture for binary neural. In: Proceedings of IEEE International Magnetics Conference (INTERMAG), 2018","DOI":"10.1109\/INTMAG.2018.8508764"},{"key":"3220_CR73","doi-asserted-by":"publisher","first-page":"4295","DOI":"10.1109\/TED.2017.2726544","volume":"64","author":"H Zhang","year":"2017","unstructured":"Zhang H, Kang W, Wang L Z, et al. Stateful reconfigurable logic via a single-voltage-gated spin hall-effect driven magnetic tunnel junction in a spintronic memory. IEEE Trans Electron Dev, 2017, 64: 4295\u20134301","journal-title":"IEEE Trans Electron Dev"},{"key":"3220_CR74","doi-asserted-by":"crossref","unstructured":"Angizi S, Sun J, Zhang W, et al. AlignS: a processing-in-memory accelerator for DNA short read alignment leveraging SOT-MRAM. In: Proceedings of the 56th ACM\/IEEE Design Automation Conference (DAC), 2019. 1\u20136","DOI":"10.1145\/3316781.3317764"},{"key":"3220_CR75","doi-asserted-by":"publisher","first-page":"2046","DOI":"10.1109\/TVLSI.2019.2912941","volume":"27","author":"L Chang","year":"2019","unstructured":"Chang L, Ma X, Wang Z H, et al. DASM: data-streaming-based computing in nonvolatile memory architecture for embedded system. IEEE Trans VLSI Syst, 2019, 27: 2046\u20132059","journal-title":"IEEE Trans VLSI Syst"},{"key":"3220_CR76","doi-asserted-by":"publisher","first-page":"473","DOI":"10.1109\/TNANO.2019.2914009","volume":"18","author":"H Zhang","year":"2019","unstructured":"Zhang H, Kang W, Wu B, et al. Spintronic processing unit within voltage-gated spin Hall effect MRAMs. IEEE Trans Nanotechnol, 2019, 18: 473\u2013483","journal-title":"IEEE Trans Nanotechnol"},{"key":"3220_CR77","first-page":"3400305","volume":"57","author":"H Cai","year":"2021","unstructured":"Cai H, Han M L, Zhou Y L, et al. Triple sensing current margin for maintainable MRAM Yield at sub-100% tunnel magnetoresistance ratio. IEEE Trans Magnetic, 2021, 57: 3400305","journal-title":"IEEE Trans Magnetic"},{"key":"3220_CR78","doi-asserted-by":"publisher","first-page":"21225","DOI":"10.1039\/C8NR05928D","volume":"10","author":"K H Cao","year":"2018","unstructured":"Cao K H, Cai W L, Liu Y Z, et al. In-memory direct processing based on nanoscale perpendicular magnetic tunnel junctions. Nanoscale, 2018, 10: 21225\u201321230","journal-title":"Nanoscale"},{"key":"3220_CR79","doi-asserted-by":"publisher","first-page":"191","DOI":"10.1016\/j.sse.2013.02.017","volume":"84","author":"H Mahmoudi","year":"2013","unstructured":"Mahmoudi H, Windbacher T, Sverdlov V, et al. Implication logic gates using spin-transfer-torque-operated magnetic tunnel junctions for intrinsic logic-in-memory. Solid-State Electron, 2013, 84: 191\u2013197","journal-title":"Solid-State Electron"},{"key":"3220_CR80","doi-asserted-by":"publisher","first-page":"088302","DOI":"10.1103\/PhysRevLett.92.088302","volume":"92","author":"R H Koch","year":"2004","unstructured":"Koch R H, Katine J A, Sun J Z. Time-resolved reversal of spin-transfer switching in a nanomagnet. Phys Rev Lett, 2004, 92: 088302","journal-title":"Phys Rev Lett"},{"key":"3220_CR81","doi-asserted-by":"publisher","first-page":"022501","DOI":"10.1063\/1.3536482","volume":"98","author":"D C Worledge","year":"2011","unstructured":"Worledge D C, Hu G, Abraham D W, et al. CoFeB MgO-based magnetic tunnel junctions. Appl Phys Lett, 2011, 98: 022501","journal-title":"Appl Phys Lett"},{"key":"3220_CR82","doi-asserted-by":"publisher","first-page":"073910","DOI":"10.1063\/1.3562136","volume":"109","author":"R Heindl","year":"2011","unstructured":"Heindl R, Rippard W H, Russek S E, et al. Validity of the thermal activation model for spin-transfer torque switching in magnetic tunnel junctions. J Appl Phys, 2011, 109: 073910","journal-title":"J Appl Phys"},{"key":"3220_CR83","doi-asserted-by":"publisher","first-page":"082508","DOI":"10.1063\/1.2976435","volume":"93","author":"S Ikeda","year":"2008","unstructured":"Ikeda S, Hayakawa J, Ashizawa Y, et al. Tunnel magnetoresistance of 604% at 300K by suppression of Ta diffusion in CoFeB\/MgO\/CoFeB pseudo-spin-valves annealed at high temperature. Appl Phys Letter, 2008, 93: 082508","journal-title":"Appl Phys Letter"},{"key":"3220_CR84","doi-asserted-by":"publisher","first-page":"671","DOI":"10.1038\/s41467-018-03140-z","volume":"9","author":"M X Wang","year":"2018","unstructured":"Wang M X, Cai W L, Cao K H, et al. Current-induced magnetization switching in atom-thick tungsten engineered perpendicular magnetic tunnel junctions with large tunnel magnetoresistance. Nat Commun, 2018, 9: 671","journal-title":"Nat Commun"},{"key":"3220_CR85","first-page":"1","volume":"56","author":"J Song","year":"2020","unstructured":"Song J, Dixit H, Behin-Aein B, et al. Impact of process variability on write error rate and read disturbance in STT-MRAM devices. IEEE Trans Magn, 2020, 56: 1\u201311","journal-title":"IEEE Trans Magn"},{"key":"3220_CR86","doi-asserted-by":"publisher","first-page":"5537","DOI":"10.1109\/TED.2018.2877938","volume":"65","author":"H T Wang","year":"2018","unstructured":"Wang H T, Kang W, Zhang Y G, et al. Modeling and evaluation of sub-10-nm shape perpendicular magnetic anisotropy magnetic tunnel junctions. IEEE Trans Electron Dev, 2018, 65: 5537\u20135544","journal-title":"IEEE Trans Electron Dev"},{"key":"3220_CR87","doi-asserted-by":"crossref","unstructured":"Iba Y, Takahashi A, Hatada A, et al. A highly scalable STT-MRAM fabricated by a novel technique for shrinking a magnetic tunnel junction with reducing processing damage. In: Proceedings of IEEE Symposium on VLSI Technology, 2014","DOI":"10.1109\/VLSIT.2014.6894365"},{"key":"3220_CR88","first-page":"239","volume":"66","author":"H Cai","year":"2019","unstructured":"Cai H, Wang Y, de Barros N L A, et al. Addressing failure and aging degradation in MRAM\/MeRAM-on-FDSOI integration. IEEE Trans Circ Syst I, 2019, 66: 239\u2013250","journal-title":"IEEE Trans Circ Syst I"},{"key":"3220_CR89","doi-asserted-by":"publisher","first-page":"50","DOI":"10.1109\/TVLSI.2017.2764520","volume":"26","author":"I C Lin","year":"2018","unstructured":"Lin I C, Law Y K, Xie Y. Mitigating BTI-induced degradation in STT-MRAM sensing schemes. IEEE Trans VLSI Syst, 2018, 26: 50\u201362","journal-title":"IEEE Trans VLSI Syst"},{"key":"3220_CR90","doi-asserted-by":"crossref","unstructured":"Xu N, Lu Y, Qi W Y, et al. STT-MRAM design technology co-optimization for hardware neural networks. In: Proceedings of IEEE International Electron Devices Meeting (IEDM), 2018","DOI":"10.1109\/IEDM.2018.8614560"},{"key":"3220_CR91","doi-asserted-by":"crossref","unstructured":"Li H T, Bhargav M, Whatmough P, et al. On-chip memory technology design space explorations for mobile deep neural network accelerators. In: Proceedings of the 56th Annual Design Automation Conference, 2019. 1\u20136","DOI":"10.1145\/3316781.3317874"},{"key":"3220_CR92","doi-asserted-by":"crossref","unstructured":"Chang L, Ma X, Wang Z, et al. CORN: in-buffer computing for binary neural network. In: Proceedings of Design, Automation and Test in Europe Conference and Exhibition (DATE), 2019. 384\u2013389","DOI":"10.23919\/DATE.2019.8715265"},{"key":"3220_CR93","doi-asserted-by":"crossref","unstructured":"Yang L, Angizi S, Fan D. A flexible processing-in-memory accelerator for dynamic channel-adaptive deep neural networks. In: Proceedings of ASP-DAC, 2020. 313\u2013318","DOI":"10.1109\/ASP-DAC47756.2020.9045166"},{"key":"3220_CR94","doi-asserted-by":"crossref","unstructured":"Chih Y, Shih Y, Lee C, et al. A 22 nm 32 Mb embedded STT-MRAM with 10 ns read speed, 1M cycle write endurance, 10 years retention at 150\u00b0 C and high immunity to magnetic field interference. In: Proceedings of IEEE International Solid-State Circuits Conference, 2020. 222\u2013224","DOI":"10.1109\/ISSCC19947.2020.9062955"},{"key":"3220_CR95","unstructured":"Lee K, Bak J, Kim Y, et al. 1 Gbit high density embedded STT-MRAM in 28 nm FDSOI technology. In: Proceedings of IEEE International Electron Devices Meeting (IEDM), 2018"},{"key":"3220_CR96","doi-asserted-by":"crossref","unstructured":"Lee Y, Song Y, Kim J, et al. Embedded STT-MRAM in 28-nm FDSOI logic process for industrial MCU\/IoT application. In: Proceedings of IEEE Symposium on VLSI Technology, 2018. 181\u2013182","DOI":"10.1109\/VLSIT.2018.8510623"},{"key":"3220_CR97","doi-asserted-by":"crossref","unstructured":"Boujamaa E, Ali S, Wandji S, et al. A 14.7 Mb\/mm2 28 nm FDSOI STT-MRAM with current starved read path, 52 \u03a9\/sigma offset voltage sense amplifier and fully trimmable CTAT reference. In: Proceedings of IEEE Symposium on VLSI Technology, 2020. 1\u201312","DOI":"10.1109\/VLSICircuits18222.2020.9162803"},{"key":"3220_CR98","doi-asserted-by":"crossref","unstructured":"Wei L, Alzate J, Arslan U, et al. A 7 Mb STT-MRAM in 22FFL FinFET technology with 4 ns read sensing time at 0.9 V using write-verify-write scheme and offset-cancellation sensing technique. In: Proceedings of IEEE International Solid-State Circuits Conference, 2019. 214\u2013216","DOI":"10.1109\/ISSCC.2019.8662444"},{"key":"3220_CR99","doi-asserted-by":"crossref","unstructured":"Golonzka O, Alzate J, Arslan U, et al. MRAM as embedded non-volatile memory solution for 22FFL FinFET technology. In: Proceedings of IEEE International Electron Devices Meeting (IEDM), 2018","DOI":"10.1109\/IEDM.2018.8614620"},{"key":"3220_CR100","doi-asserted-by":"crossref","unstructured":"Huynh-Bao T, Veloso A, Sakhare S, et al. Process, circuit and system co-optimization of wafer level co-integrated FinFET with vertical nanosheet selector for STT-MRAM applications. In: Proceedings of the 56th Annual Design Automation Conference, 2019. 1\u20136","DOI":"10.1145\/3316781.3317886"},{"key":"3220_CR101","doi-asserted-by":"publisher","first-page":"992","DOI":"10.1109\/TNANO.2015.2462337","volume":"14","author":"K L Wang","year":"2015","unstructured":"Wang K L, Lee H, Amiri P K. Magnetoelectric random access memory-based circuit design by using voltage-controlled magnetic anisotropy in magnetic tunnel junctions. IEEE Trans Nanotechnol, 2015, 14: 992\u2013997","journal-title":"IEEE Trans Nanotechnol"},{"key":"3220_CR102","unstructured":"Noguchi H, Ikegami K, Abe K, et al. Novel voltage controlled MRAM (VCM) with fast read\/write circuits for ultra large last level cache. In: Proceedings of IEEE International Electron Devices Meeting (IEDM), 2018"},{"key":"3220_CR103","doi-asserted-by":"publisher","first-page":"970","DOI":"10.1557\/mrs.2018.298","volume":"43","author":"X Li","year":"2018","unstructured":"Li X, Lee A, Razavi S A, et al. Voltage-controlled magnetoelectric memory and logic devices. MRS Bull, 2018, 43: 970\u2013977","journal-title":"MRS Bull"},{"key":"3220_CR104","doi-asserted-by":"publisher","first-page":"1116","DOI":"10.1109\/JSSC.2020.3039800","volume":"56","author":"M Natsui","year":"2021","unstructured":"Natsui M, Tamakoshi A, Honjo H, et al. Dual-port SOT-MRAM achieving 90-MHz read and 60-MHz write operations under field-assistance-free condition. IEEE J Solid-State Circ, 2021, 56: 1116\u20131128","journal-title":"IEEE J Solid-State Circ"},{"key":"3220_CR105","doi-asserted-by":"crossref","unstructured":"Peng S Z, Lu J Q, Li W X, et al. Field-free switching of perpendicular magnetization through voltage-gated spin-orbit torque. In: Proceedings of IEEE International Electron Devices Meeting (IEDM), 2019","DOI":"10.1109\/IEDM19573.2019.8993513"},{"key":"3220_CR106","doi-asserted-by":"publisher","first-page":"582","DOI":"10.1038\/s41928-018-0160-7","volume":"1","author":"M X Wang","year":"2018","unstructured":"Wang M X, Cai W L, Zhu D Q, et al. Field-free switching of a perpendicular magnetic tunnel junction through the interplay of spin-orbit and spin-transfer torques. Nat Electron, 2018, 1: 582\u2013588","journal-title":"Nat Electron"},{"key":"3220_CR107","doi-asserted-by":"publisher","first-page":"111","DOI":"10.1038\/s41565-019-0607-7","volume":"15","author":"E Grimaldi","year":"2020","unstructured":"Grimaldi E, Krizakova V, Sala G, et al. Single-shot dynamics of spin-orbit torque and spin transfer torque switching in three-terminal magnetic tunnel junctions. Nat Nanotechnol, 2020, 15: 111\u2013117","journal-title":"Nat Nanotechnol"},{"key":"3220_CR108","doi-asserted-by":"publisher","first-page":"282","DOI":"10.1007\/s42514-020-00045-6","volume":"2","author":"H Cai","year":"2020","unstructured":"Cai H, Jiang H L, Zhou Y L, et al. Interplay bitwise operation in emerging MRAM for efficient in-memory computing. CCF Trans HPC, 2020, 2: 282\u2013296","journal-title":"CCF Trans HPC"},{"key":"3220_CR109","doi-asserted-by":"publisher","first-page":"343","DOI":"10.1109\/LED.2018.2795039","volume":"39","author":"Z H Wang","year":"2018","unstructured":"Wang Z H, Zhang L, Wang M X, et al. High-density NAND-like spin transfer torque memory with spin orbit torque erase operation. IEEE Electron Dev Lett, 2018, 39: 343\u2013346","journal-title":"IEEE Electron Dev Lett"},{"key":"3220_CR110","first-page":"1","volume":"57","author":"H Cai","year":"2021","unstructured":"Cai H, Chen J T, Zhou Y L, et al. Sparse realization in unreliable spin-transfer-torque RAM for convolutional neural network. IEEE Trans Magn, 2021, 57: 1\u20135","journal-title":"IEEE Trans Magn"}],"container-title":["Science China Information Sciences"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11432-021-3220-0.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s11432-021-3220-0\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11432-021-3220-0.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,20]],"date-time":"2022-07-20T21:08:14Z","timestamp":1658351294000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s11432-021-3220-0"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,5,10]]},"references-count":110,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2021,6]]}},"alternative-id":["3220"],"URL":"https:\/\/doi.org\/10.1007\/s11432-021-3220-0","relation":{},"ISSN":["1674-733X","1869-1919"],"issn-type":[{"value":"1674-733X","type":"print"},{"value":"1869-1919","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,5,10]]},"assertion":[{"value":"15 January 2021","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"5 March 2021","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"17 March 2021","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"10 May 2021","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}],"article-number":"160402"}}