{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,3]],"date-time":"2026-03-03T02:43:49Z","timestamp":1772505829865,"version":"3.50.1"},"reference-count":95,"publisher":"Springer Science and Business Media LLC","issue":"6","license":[{"start":{"date-parts":[[2021,5,11]],"date-time":"2021-05-11T00:00:00Z","timestamp":1620691200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2021,5,11]],"date-time":"2021-05-11T00:00:00Z","timestamp":1620691200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Sci. China Inf. Sci."],"published-print":{"date-parts":[[2021,6]]},"DOI":"10.1007\/s11432-021-3234-0","type":"journal-article","created":{"date-parts":[[2021,5,12]],"date-time":"2021-05-12T17:02:54Z","timestamp":1620838974000},"update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":23,"title":["Energy-efficient computing-in-memory architecture for AI processor: device, circuit, architecture perspective"],"prefix":"10.1007","volume":"64","author":[{"given":"Liang","family":"Chang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chenglong","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhaomin","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jianbiao","family":"Xiao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Qingsong","family":"Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhen","family":"Zhu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Weihang","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zixuan","family":"Zhu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Siqi","family":"Yang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jun","family":"Zhou","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2021,5,11]]},"reference":[{"key":"3234_CR1","doi-asserted-by":"crossref","unstructured":"Liu L, Qu Z, Deng L, et al. Duet: boosting deep neural network efficiency on dual-module architecture. In: Proceedings of the 53rd Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO), 2020. 738\u2013750","DOI":"10.1109\/MICRO50266.2020.00066"},{"key":"3234_CR2","doi-asserted-by":"crossref","unstructured":"Wess M, Manoj P D S, Jantsch A. Neural network based ECG anomaly detection on FPGA and trade-off analysis. In: Proceedings of IEEE International Symposium on Circuits and Systems (ISCAS), 2017. 1\u20134","DOI":"10.1109\/ISCAS.2017.8050805"},{"key":"3234_CR3","doi-asserted-by":"publisher","first-page":"4105","DOI":"10.1007\/s00521-019-04081-4","volume":"32","author":"H Zairi","year":"2019","unstructured":"Zairi H, Talha M K, Meddah K, et al. FPGA-based system for artificial neural network arrhythmia classification. Neural Comput Appl, 2019, 32: 4105\u20134120","journal-title":"Neural Comput Appl"},{"key":"3234_CR4","doi-asserted-by":"crossref","unstructured":"Chen Y, Luo T, Liu S, et al. Dadiannao: a machine-learning supercomputer. In: Proceedings of the 47th Annual IEEE\/ACM International Symposium on Microarchitecture, 2014. 609\u2013622","DOI":"10.1109\/MICRO.2014.58"},{"key":"3234_CR5","doi-asserted-by":"crossref","unstructured":"Du Z, Fasthuber R, Chen T, et al. Shidiannao: shifting vision processing closer to the sensor. In: Proceedings of ACM\/IEEE 42nd Annual International Symposium on Computer Architecture (ISCA), 2015. 92\u2013104","DOI":"10.1145\/2749469.2750389"},{"key":"3234_CR6","doi-asserted-by":"crossref","unstructured":"Pham P, Jelaca D, Farabet C, et al. Neuflow: dataflow vision processing system-on-a-chip. In: Proceedings of IEEE 55th International Midwest Symposium on Circuits and Systems (MWSCAS), 2012. 1044\u20131047","DOI":"10.1109\/MWSCAS.2012.6292202"},{"key":"3234_CR7","doi-asserted-by":"crossref","unstructured":"Chen Y, Krishna T, Emer J, et al. 14.5 eyeriss: an energy-efficient reconfigurable accelerator for deep convolutional neural networks. In: Proceedings of IEEE International Solid-State Circuits Conference (ISSCC), 2016. 262\u2013263","DOI":"10.1109\/ISSCC.2016.7418007"},{"key":"3234_CR8","unstructured":"Jouppi N, Young C, Patil N, et al. In-datacenter performance analysis of a tensor processing unit. In: Proceedings of ACM\/IEEE 44th Annual International Symposium on Computer Architecture (ISCA), 2017"},{"key":"3234_CR9","doi-asserted-by":"crossref","unstructured":"Li W, Xu P, Zhao Y, et al. Timely: pushing data movements and interfaces in PIM accelerators towards local and in time domain. In: Proceedings of ACM\/IEEE 47th Annual International Symposium on Computer Architecture (ISCA), 2020. 832\u2013845","DOI":"10.1109\/ISCA45697.2020.00073"},{"key":"3234_CR10","doi-asserted-by":"crossref","unstructured":"Chi P, Li S, Xu C, et al. Prime: a novel processing-in-memory architecture for neural network computation in ReRAM-based main memory. In: Proceedings of ACM\/IEEE 43rd Annual International Symposium on Computer Architecture (ISCA), 2016. 27\u201339","DOI":"10.1145\/3007787.3001140"},{"key":"3234_CR11","doi-asserted-by":"crossref","unstructured":"Zhao Y, Chen X, Wang Y, et al. Smartexchange: trading higher-cost memory storage\/access for lower-cost computation. In: Proceedings of ACM\/IEEE 47th Annual International Symposium on Computer Architecture (ISCA), 2020. 954\u2013967","DOI":"10.1109\/ISCA45697.2020.00082"},{"key":"3234_CR12","doi-asserted-by":"publisher","first-page":"23","DOI":"10.1109\/2.375174","volume":"28","author":"M Gokhale","year":"1995","unstructured":"Gokhale M, Holmes B, Iobst K. Processing in memory: the Terasys massively parallel PIM array. Computer, 1995, 28: 23\u201331","journal-title":"Computer"},{"key":"3234_CR13","doi-asserted-by":"publisher","first-page":"34","DOI":"10.1109\/40.592312","volume":"17","author":"D Patterson","year":"1997","unstructured":"Patterson D, Anderson T, Cardwell N, et al. A case for intelligent RAM. IEEE Micro, 1997, 17: 34\u201344","journal-title":"IEEE Micro"},{"key":"3234_CR14","doi-asserted-by":"crossref","unstructured":"Hall M, Kogge P, Koller J, et al. Mapping irregular applications to diva, a PIM-based data-intensive architecture. In: Proceedings of the ACM\/IEEE Conference on Supercomputing, 1999. 57","DOI":"10.1145\/331532.331589"},{"key":"3234_CR15","doi-asserted-by":"crossref","unstructured":"Oskin M, Chong F T, Sherwood T. Active pages: a computation model for intelligent memory. In: Proceedings of the 25th Annual International Symposium on Computer Architecture, 1998. 192\u2013203","DOI":"10.1145\/279361.279387"},{"key":"3234_CR16","unstructured":"Kang Y, Huang W, Yoo S M, et al. FlexRAM: toward an advanced intelligent memory system. In: Proceedings of IEEE International Conference on Computer Design, 1999. 192\u2013201"},{"key":"3234_CR17","unstructured":"Patterson D, Anderson T, Cardwell N, et al. Intelligent RAM (IRAM): chips that remember and compute. In: Proceedings of IEEE International Solids-State Circuits Conference, 1997. 224\u2013225"},{"key":"3234_CR18","doi-asserted-by":"crossref","unstructured":"Li S, Xu C, Zou Q, et al. Pinatubo: a processing-in-memory architecture for bulk bitwise operations in emerging non-volatile memories. In: Proceedings of the 53rd ACM\/EDAC\/IEEE Design Automation Conference (DAC), 2016. 1\u20136","DOI":"10.1145\/2897937.2898064"},{"key":"3234_CR19","volume-title":"Proceedings of the 52nd Annual IEEE\/ACM International Symposium on Microarchitecture","author":"Y W Zhuo","year":"2019","unstructured":"Zhuo Y W, Wang C, Zhang M X, et al. Graphq: scalable PIM-based graph processing. In: Proceedings of the 52nd Annual IEEE\/ACM International Symposium on Microarchitecture. New York: Association for Computing Machinery, 2019"},{"key":"3234_CR20","doi-asserted-by":"publisher","first-page":"2228","DOI":"10.1109\/JSSC.2020.2970709","volume":"55","author":"L Deng","year":"2020","unstructured":"Deng L, Wang G, Li G, et al. Tianjic: a unified and scalable chip bridging spike-based and continuous neural computation. IEEE J Solid-State Circ, 2020, 55: 2228\u20132246","journal-title":"IEEE J Solid-State Circ"},{"key":"3234_CR21","doi-asserted-by":"crossref","unstructured":"Li S, Niu D, Malladi K T, et al. Drisa: a DRAM-based reconfigurable in-situ accelerator. In: Proceedings of the 50th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO), 2017. 288\u2013301","DOI":"10.1145\/3123939.3123977"},{"key":"3234_CR22","doi-asserted-by":"crossref","unstructured":"Li S, Glova A O, Hu X, et al. Scope: a stochastic computing engine for DRAM-based in-situ accelerator. In: Proceedings of the 51st Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO), 2018. 696\u2013709","DOI":"10.1109\/MICRO.2018.00062"},{"key":"3234_CR23","doi-asserted-by":"crossref","unstructured":"Ahn J, Hong S, Yoo S, et al. A scalable processing-in-memory accelerator for parallel graph processing. In: Proceedings of ACM\/IEEE 42nd Annual International Symposium on Computer Architecture (ISCA), 2015. 105\u2013117","DOI":"10.1145\/2749469.2750386"},{"key":"3234_CR24","doi-asserted-by":"crossref","unstructured":"Chang L, Ma X, Wang Z, et al. CORN: in-buffer computing for binary neural network. In: Proceedings of Design, Automation Test in Europe Conference Exhibition (DATE), 2019. 384\u2013389","DOI":"10.23919\/DATE.2019.8715265"},{"key":"3234_CR25","doi-asserted-by":"publisher","first-page":"2668","DOI":"10.1109\/TVLSI.2019.2926984","volume":"27","author":"L Chang","year":"2019","unstructured":"Chang L, Ma X, Wang Z, et al. PXNOR-BNN: in\/with spin-orbit Torque MRAM preset-XNOR operation-based binary neural networks. IEEE Trans VLSI Syst, 2019, 27: 2668\u20132679","journal-title":"IEEE Trans VLSI Syst"},{"key":"3234_CR26","doi-asserted-by":"crossref","unstructured":"Gao M, Ayers G, Kozyrakis C. Practical near-data processing for in-memory analytics frameworks. In: Proceedings of International Conference on Parallel Architecture and Compilation (PACT), 2015. 113\u2013124","DOI":"10.1109\/PACT.2015.22"},{"key":"3234_CR27","first-page":"1333","volume":"67","author":"X Peng","year":"2020","unstructured":"Peng X, Liu R, Yu S. Optimizing weight mapping and data flow for convolutional neural networks on processing-in-memory architectures. IEEE Trans Circ Syst I, 2020, 67: 1333\u20131343","journal-title":"IEEE Trans Circ Syst I"},{"key":"3234_CR28","doi-asserted-by":"crossref","unstructured":"Chen Y, Emer J, Sze V. Eyeriss: a spatial architecture for energy-efficient dataflow for convolutional neural networks. In: Proceedings of ACM\/IEEE 43rd Annual International Symposium on Computer Architecture (ISCA), 2016. 367\u2013379","DOI":"10.1145\/3007787.3001177"},{"key":"3234_CR29","doi-asserted-by":"crossref","unstructured":"Fleischer B, Shukla S, Ziegler M, et al. A scalable multi-TeraOPS deep learning processor core for AI trainina and inference. In: Proceedings of IEEE Symposium on VLSI Circuits, 2018. 35\u201336","DOI":"10.1109\/VLSIC.2018.8502276"},{"key":"3234_CR30","doi-asserted-by":"publisher","first-page":"306","DOI":"10.1109\/JETCAS.2020.3015889","volume":"10","author":"K Samal","year":"2020","unstructured":"Samal K, Wolf M, Mukhopadhyay S. Attention-based activation pruning to reduce data movement in real-time AI: a case-study on local motion planning in autonomous vehicles. IEEE J Emerg Sel Top Circ Syst, 2020, 10: 306\u2013319","journal-title":"IEEE J Emerg Sel Top Circ Syst"},{"key":"3234_CR31","first-page":"668","volume":"63","author":"S Yin","year":"2016","unstructured":"Yin S, Ouyang P, Liu L, et al. A fast and power-efficient memory-centric architecture for affine computation. IEEE Trans Circ Syst II, 2016, 63: 668\u2013672","journal-title":"IEEE Trans Circ Syst II"},{"key":"3234_CR32","unstructured":"JEDEC. High Bandwidth Memory (HBM) DRAM. JESD235A-2015. https:\/\/www.jedec.org\/standards-documents\/docs\/jesd235a"},{"key":"3234_CR33","unstructured":"Consortium H M C. Hybrid memory cube specification 1.0. 2013. https:\/\/yumpu.b4your.com\/en\/pdf\/3015151532\/"},{"key":"3234_CR34","doi-asserted-by":"crossref","unstructured":"Koo G, Matam K K, Te I, et al. Summarizer: trading communication with computing near storage. In: Proceedings of the 50th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO), 2017. 219\u2013231","DOI":"10.1145\/3123939.3124553"},{"key":"3234_CR35","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1147\/JRD.2015.2409732","volume":"59","author":"R Nair","year":"2015","unstructured":"Nair R, Antao S F, Bertolli C, et al. Active memory cube: a processing-in-memory architecture for exascale systems. IBM J Res Dev, 2015, 59: 1\u201314","journal-title":"IBM J Res Dev"},{"key":"3234_CR36","doi-asserted-by":"crossref","unstructured":"Farmahini-Farahani A, Ahn J H, Morrow K, et al. NDA: near-DRAM acceleration architecture leveraging commodity DRAM devices and standard memory modules. In: Proceedings of IEEE 21st International Symposium on High Performance Computer Architecture (HPCA), 2015. 283\u2013295","DOI":"10.1109\/HPCA.2015.7056040"},{"key":"3234_CR37","doi-asserted-by":"publisher","first-page":"189","DOI":"10.1109\/JSSC.2019.2952773","volume":"55","author":"X Si","year":"2020","unstructured":"Si X, Chen J, Tu Y, et al. A Twin-8T SRAM computation-in-memory unit-macro for multibit CNN-based AI edge processors. IEEE J Solid-State Circ, 2020, 55: 189\u2013202","journal-title":"IEEE J Solid-State Circ"},{"key":"3234_CR38","doi-asserted-by":"crossref","unstructured":"Zhang M, Zhuo Y, Wang C, et al. Graphp: reducing communication for PIM-based graph processing with efficient data partition. In: Proceedings of IEEE International Symposium on High Performance Computer Architecture (HPCA), 2018. 544\u2013557","DOI":"10.1109\/HPCA.2018.00053"},{"key":"3234_CR39","doi-asserted-by":"publisher","first-page":"640","DOI":"10.1109\/TCAD.2018.2821565","volume":"38","author":"G Dai","year":"2019","unstructured":"Dai G, Huang T, Chi Y, et al. GraphH: a processing-in-memory architecture for large-scale graph processing. IEEE Trans Comput-Aided Des Integr Circ Syst, 2019, 38: 640\u2013653","journal-title":"IEEE Trans Comput-Aided Des Integr Circ Syst"},{"key":"3234_CR40","doi-asserted-by":"publisher","first-page":"915","DOI":"10.1109\/JSSC.2016.2642198","volume":"52","author":"J Zhang","year":"2017","unstructured":"Zhang J, Wang Z, Verma N. In-memory computation of a machine-learning classifier in a standard 6T SRAM array. IEEE J Solid-State Circ, 2017, 52: 915\u2013924","journal-title":"IEEE J Solid-State Circ"},{"key":"3234_CR41","doi-asserted-by":"crossref","unstructured":"Okumura S, Yabuuchi M, Hijioka K, et al. A ternary based bit scalable, 8.80 TOPS\/W CNN accelerator with many-core processing-in-memory architecture with 896K synapses\/mm2. In: Proceedings of Symposium on VLSI Technology, 2019","DOI":"10.23919\/VLSIT.2019.8776544"},{"key":"3234_CR42","doi-asserted-by":"crossref","unstructured":"Biswas A, Chandrakasan A P. CONV-RAM: an energy-efficient SRAM with embedded convolution computation for low-power CNN-based machine learning applications. In: Proceedings of IEEE International Solid-State Circuits Conference, 2018. 488\u2013490","DOI":"10.1109\/ISSCC.2018.8310397"},{"key":"3234_CR43","doi-asserted-by":"crossref","unstructured":"Kang M, Gonugondla S K, Shanbhag N R. A 19.4 nJ\/decision 364 K decisions\/s in-memory random forest classifier in 6T SRAM array. In: Proceedings of the 43rd IEEE European Solid State Circuits Conference, 2017. 263\u2013266","DOI":"10.1109\/ESSCIRC.2017.8094576"},{"key":"3234_CR44","doi-asserted-by":"crossref","unstructured":"Valavi H, Ramadge P J, Nestler E, et al. A mixed-signal binarized convolutional-neural-network accelerator integrating dense weight storage and multiplication for reduced data movement. In: Proceedings of IEEE Symposium on VLSI Circuits, 2018. 141\u2013142","DOI":"10.1109\/VLSIC.2018.8502421"},{"key":"3234_CR45","doi-asserted-by":"publisher","first-page":"642","DOI":"10.1109\/JSSC.2017.2782087","volume":"53","author":"M Kang","year":"2018","unstructured":"Kang M, Gonugondla S K, Patil A, et al. A multi-functional in-memory inference processor using a standard 6T SRAM array. IEEE J Solid-State Circ, 2018, 53: 642\u2013655","journal-title":"IEEE J Solid-State Circ"},{"key":"3234_CR46","doi-asserted-by":"crossref","unstructured":"Gonugondla S K, Kang M, Shanbhag N. A 42 PJ\/decision 3.12 TOPS\/W robust in-memory machine learning classifier with on-chip training. In: Proceedings of IEEE International Solid-State Circuits Conference, 2018. 490\u2013492","DOI":"10.1109\/ISSCC.2018.8310398"},{"key":"3234_CR47","doi-asserted-by":"crossref","unstructured":"Ramanathan A K, Kalsi G S, Srinivasa S, et al. Look-up table based energy efficient processing in cache support for neural network acceleration. In: Proceedings of the 53rd Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO), 2020. 88\u2013101","DOI":"10.1109\/MICRO50266.2020.00020"},{"key":"3234_CR48","doi-asserted-by":"crossref","unstructured":"Eckert C, Wang X, Wang J, et al. Neural cache: bit-serial in-cache acceleration of deep neural networks. In: Proceedings of ACM\/IEEE 45th Annual International Symposium on Computer Architecture (ISCA), 2018. 383\u2013396","DOI":"10.1109\/ISCA.2018.00040"},{"key":"3234_CR49","doi-asserted-by":"crossref","unstructured":"Sayal A, Fathima S, Nibhanupudi S S T, et al. 14.4 all-digital time-domain CNN engine using bidirectional memory delay lines for energy-efficient edge computing. In: Proceedings of IEEE International Solid-State Circuits Conference, 2019. 228\u2013230","DOI":"10.1109\/ISSCC.2019.8662510"},{"key":"3234_CR50","doi-asserted-by":"publisher","first-page":"60","DOI":"10.1109\/JSSC.2019.2939888","volume":"55","author":"A Sayal","year":"2020","unstructured":"Sayal A, Nibhanupudi S S T, Fathima S, et al. A 12.08-TOPS\/W all-digital time-domain CNN engine using bi-directional memory delay lines for energy efficient edge computing. IEEE J Solid-State Circ, 2020, 55: 60\u201375","journal-title":"IEEE J Solid-State Circ"},{"key":"3234_CR51","doi-asserted-by":"crossref","unstructured":"Everson L R, Liu M, Pande N, et al. A 104.8 TOPS\/W one-shot time-based neuromorphic chip employing dynamic threshold error correction in 65 nm. In: Proceedings of IEEE Asian Solid-State Circuits Conference (A-SSCC), 2018. 273\u2013276","DOI":"10.1109\/ASSCC.2018.8579302"},{"key":"3234_CR52","doi-asserted-by":"publisher","first-page":"2777","DOI":"10.1109\/JSSC.2019.2914361","volume":"54","author":"L R Everson","year":"2019","unstructured":"Everson L R, Liu M, Pande N, et al. An energy-efficient one-shot time-based neural network accelerator employing dynamic threshold error correction in 65 nm. IEEE J Solid-State Circ, 2019, 54: 2777\u20132785","journal-title":"IEEE J Solid-State Circ"},{"key":"3234_CR53","doi-asserted-by":"crossref","unstructured":"Amravati A, Nasir S B, Thangadurai S, et al. A 55 nm time-domain mixed-signal neuromorphic accelerator with stochastic synapses and embedded reinforcement learning for autonomous micro-robots. In: Proceedings of IEEE International Solid-State Circuits Conference, 2018. 124\u2013126","DOI":"10.1109\/ISSCC.2018.8310215"},{"key":"3234_CR54","doi-asserted-by":"publisher","first-page":"75","DOI":"10.1109\/JSSC.2018.2881288","volume":"54","author":"A Amaravati","year":"2019","unstructured":"Amaravati A, Nasir S B, Ting J, et al. A 55-nm, 1.0\u20130.4 V, 1.25-pJ\/MAC time-domain mixed-signal neuromorphic accelerator with stochastic synapses for reinforcement learning in autonomous mobile robots. IEEE J Solid-State Circ, 2019, 54: 75\u201387","journal-title":"IEEE J Solid-State Circ"},{"key":"3234_CR55","doi-asserted-by":"publisher","first-page":"624","DOI":"10.1109\/JSSC.2020.3021066","volume":"56","author":"Z Chen","year":"2021","unstructured":"Chen Z, Gu J. High-throughput dynamic time warping accelerator for time-series classification with pipelined mixed-signal time-domain computing. IEEE J Solid-State Circ, 2021, 56: 624\u2013635","journal-title":"IEEE J Solid-State Circ"},{"key":"3234_CR56","doi-asserted-by":"crossref","unstructured":"Wan W, Kubendran R, Eryilmaz S B, et al. 33.1 a 74 TMACS\/W CMOS-RRAM neurosynaptic core with dynamically reconfigurable dataflow and in-situ transposable weights for probabilistic graphical models. In: Proceedings of IEEE International Solid-State Circuits Conference, 2020. 498\u2013500","DOI":"10.1109\/ISSCC19947.2020.9062979"},{"key":"3234_CR57","doi-asserted-by":"crossref","unstructured":"Khwa W, Chang M, Wu J, et al. 7.3 a resistance-drift compensation scheme to reduce MLC PCM raw BER by over 100\u00d7for storage-class memory applications. In: Proceedings of IEEE International Solid-State Circuits Conference (ISSCC), 2016. 134\u2013135","DOI":"10.1109\/ISSCC.2016.7417943"},{"key":"3234_CR58","doi-asserted-by":"publisher","first-page":"726","DOI":"10.1109\/LED.2019.2907063","volume":"40","author":"Z Wang","year":"2019","unstructured":"Wang Z, Zhou H, Wang M, et al. Proposal of toggle spin torques magnetic RAM for ultrafast computing. IEEE Electron Device Lett, 2019, 40: 726\u2013729","journal-title":"IEEE Electron Device Lett"},{"key":"3234_CR59","doi-asserted-by":"publisher","first-page":"2046","DOI":"10.1109\/TVLSI.2019.2912941","volume":"27","author":"L Chang","year":"2019","unstructured":"Chang L, Ma X, Wang Z, et al. DASM: data-streaming-based computing in nonvolatile memory architecture for embedded system. IEEE Trans VLSI Syst, 2019, 27: 2046\u20132059","journal-title":"IEEE Trans VLSI Syst"},{"key":"3234_CR60","doi-asserted-by":"crossref","unstructured":"Chang T, Chiu Y, Lee C, et al. 13.4 a 22 nm 1 Mb 1024b-read and near-memory-computing dual-mode STT-MRAM macro with 42.6 GB\/s read bandwidth for security-aware mobile devices. In: Proceedings of IEEE International Solid-State Circuits Conference, 2020. 224\u2013226","DOI":"10.1109\/ISSCC19947.2020.9063072"},{"key":"3234_CR61","first-page":"1867","volume":"67","author":"S Zhang","year":"2020","unstructured":"Zhang S, Huang K, Shen H. A robust 8-bit non-volatile computing-in-memory core for low-power parallel MAC operations. IEEE Trans Circ Syst I, 2020, 67: 1867\u20131880","journal-title":"IEEE Trans Circ Syst I"},{"key":"3234_CR62","doi-asserted-by":"publisher","first-page":"940","DOI":"10.1109\/LED.2020.2986889","volume":"41","author":"Z Yu","year":"2020","unstructured":"Yu Z, Wang Z, Kang J, et al. Early-stage fluctuation in low-power analog resistive memory: impacts on neural network and mitigation approach. IEEE Electron Device Lett, 2020, 41: 940\u2013943","journal-title":"IEEE Electron Device Lett"},{"key":"3234_CR63","doi-asserted-by":"crossref","unstructured":"Yang J, Zhu J, Dang B, et al. TaOx synapse array based on ion profile engineering for high accuracy neuromorpic computing. In: Proceedings of China Semiconductor Technology International Conference (CSTIC), 2020. 1\u20134","DOI":"10.1109\/CSTIC49141.2020.9282508"},{"key":"3234_CR64","doi-asserted-by":"publisher","first-page":"1009","DOI":"10.1109\/LED.2020.2992680","volume":"41","author":"Z Wang","year":"2020","unstructured":"Wang Z, Kang J, Bai G, et al. Self-selective resistive device with hybrid switching mode for passive crossbar memory application. IEEE Electron Device Lett, 2020, 41: 1009\u20131012","journal-title":"IEEE Electron Device Lett"},{"key":"3234_CR65","doi-asserted-by":"publisher","first-page":"110463","DOI":"10.1109\/ACCESS.2019.2933902","volume":"7","author":"L Chang","year":"2019","unstructured":"Chang L, Wang Z, Zhang Y, et al. Multi-port 1R1W transpose magnetic random access memory by hierarchical bit-line switching. IEEE Access, 2019, 7: 110463","journal-title":"IEEE Access"},{"key":"3234_CR66","doi-asserted-by":"crossref","unstructured":"Khwa W, Chen J, Li J, et al. A 65 nm 4 kb algorithm-dependent computing-in-memory SRAM unit-macro with 2.3 ns and 55.8 TOPS\/W fully parallel product-sum operation for binary DNN edge processors. In: Proceedings of IEEE International Solid-State Circuits Conference, 2018. 496\u2013498","DOI":"10.1109\/ISSCC.2018.8310401"},{"key":"3234_CR67","doi-asserted-by":"crossref","unstructured":"Su J, Si X, Chou Y, et al. 15.2 a 28 nm 64 kb inference-training two-way transpose multibit 6T SRAM compute-in-memory macro for AI edge chips. In: Proceedings of IEEE International Solid-State Circuits Conference, 2020. 240\u2013242","DOI":"10.1109\/ISSCC19947.2020.9062949"},{"key":"3234_CR68","doi-asserted-by":"crossref","unstructured":"Dong Q, Sinangil M E, Erbagci B, et al. 15.3 a 351 TOPS\/W and 372.4GOPS compute-in-memory SRAM macro in 7 nm FinFet CMOS for machine-learning applications. In: Proceedings of IEEE International Solid-State Circuits Conference, 2020. 242\u2013244","DOI":"10.1109\/ISSCC19947.2020.9062985"},{"key":"3234_CR69","doi-asserted-by":"crossref","unstructured":"Si X, Tu Y, Huang W, et al. 15.5 a 28 nm 64 kb 6T SRAM computing-in-memory macro with 8b MAC operation for AI edge chips. In: Proceedings of IEEE International Solid-State Circuits Conference, 2020. 246\u2013248","DOI":"10.1109\/ISSCC19947.2020.9062995"},{"key":"3234_CR70","doi-asserted-by":"crossref","unstructured":"Yue J, Yuan Z, Feng X, et al. 14.3 a 65 nm computing-in-memory-based CNN processor with 2.9-to-35.8 TOPS\/W system energy efficiency using dynamic-sparsity performance-scaling architecture and energy-efficient inter\/intra-macro data reuse. In: Proceedings of IEEE International Solid-State Circuits Conference, 2020. 234\u2013236","DOI":"10.1109\/ISSCC19947.2020.9062958"},{"key":"3234_CR71","doi-asserted-by":"crossref","unstructured":"Wang J, Wang X, Eckert C, et al. 14.2 a compute SRAM with bit-serial integer\/floating-point operations for programmable in-memory vector acceleration. In: Proceedings of IEEE International Solid-State Circuits Conference, 2019. 224\u2013226","DOI":"10.1109\/ISSCC.2019.8662419"},{"key":"3234_CR72","doi-asserted-by":"crossref","unstructured":"Gonugondla S K, Kang M, Shanbhag N. A 42 PJ\/decision 3.12 TOPS\/W robust in-memory machine learning classifier with on-chip training. In: Proceedings of IEEE International Solid-State Circuits Conference, 2018. 490\u2013492","DOI":"10.1109\/ISSCC.2018.8310398"},{"key":"3234_CR73","doi-asserted-by":"publisher","first-page":"2790","DOI":"10.1109\/JSSC.2020.3005754","volume":"55","author":"Y C Chiu","year":"2020","unstructured":"Chiu Y C, Zhang Z, Chen J J, et al. A 4-kb 1-to-8-bit configurable 6T SRAM-based computation-in-memory unit-macro for CNN-based AI edge processors. IEEE J Solid-State Circ, 2020, 55: 2790\u20132801","journal-title":"IEEE J Solid-State Circ"},{"key":"3234_CR74","doi-asserted-by":"publisher","first-page":"76","DOI":"10.1109\/JSSC.2019.2939682","volume":"55","author":"J Wang","year":"2020","unstructured":"Wang J, Wang X, Eckert C, et al. A 28-nm compute SRAM with bit-serial logic\/arithmetic operations for programmable in-memory vector computing. IEEE J Solid-State Circ, 2020, 55: 76\u201386","journal-title":"IEEE J Solid-State Circ"},{"key":"3234_CR75","doi-asserted-by":"publisher","first-page":"2609","DOI":"10.1109\/JSSC.2020.2987714","volume":"55","author":"H Jia","year":"2020","unstructured":"Jia H, Valavi H, Tang Y, et al. A programmable heterogeneous microprocessor based on bit-scalable in-memory computing. IEEE J Solid-State Circ, 2020, 55: 2609\u20132621","journal-title":"IEEE J Solid-State Circ"},{"key":"3234_CR76","doi-asserted-by":"publisher","first-page":"1888","DOI":"10.1109\/JSSC.2020.2992886","volume":"55","author":"Z Jiang","year":"2020","unstructured":"Jiang Z, Yin S, Seo J S, et al. C3SRAM: an in-memory-computing SRAM macro based on robust capacitive coupling computing mechanism. IEEE J Solid-State Circ, 2020, 55: 1888\u20131897","journal-title":"IEEE J Solid-State Circ"},{"key":"3234_CR77","doi-asserted-by":"publisher","first-page":"1733","DOI":"10.1109\/JSSC.2020.3005798","volume":"55","author":"S Yin","year":"2020","unstructured":"Yin S, Jiang Z, Seo J, et al. XNOR-SRAM: in-memory computing SRAM macro for binary\/ternary deep neural networks. IEEE J Solid-State Circ, 2020, 55: 1733\u20131743","journal-title":"IEEE J Solid-State Circ"},{"key":"3234_CR78","doi-asserted-by":"publisher","first-page":"217","DOI":"10.1109\/JSSC.2018.2880918","volume":"54","author":"A Biswas","year":"2019","unstructured":"Biswas A, Chandrakasan A P. CONV-SRAM: an energy-efficient SRAM with in-memory dot-product computation for low-power convolutional neural networks. IEEE J Solid-State Circ, 2019, 54: 217\u2013230","journal-title":"IEEE J Solid-State Circ"},{"key":"3234_CR79","doi-asserted-by":"crossref","unstructured":"Yang J, Kong Y, Wang Z, et al. 24.4 sandwich-RAM: an energy-efficient in-memory BWN architecture with pulse-width modulation. In: Proceedings of IEEE International Solid-State Circuits Conference, 2019. 394\u2013396","DOI":"10.1109\/ISSCC.2019.8662435"},{"key":"3234_CR80","doi-asserted-by":"crossref","unstructured":"Chih Y D, Lee P H, Fujiwara H, et al. An 89 TOPS\/W and 16.3 TOPS\/mm2 all-digital SRAM-based full-precision compute-in memory macro in 22 nm for machine-learning edge applications. In: Proceedings of IEEE International Solid-State Circuits Conference (ISSCC), 2021. 252\u2013254","DOI":"10.1109\/ISSCC42613.2021.9365766"},{"key":"3234_CR81","doi-asserted-by":"crossref","unstructured":"Chen W, Li K, Lin W, et al. A 65 nm 1 Mb nonvolatile computing-in-memory ReRAM macro with sub-16 ns multiply-and-accumulate for binary DNN AI edge processors. In: Proceedings of IEEE International Solid-State Circuits Conference, 2018. 494\u2013496","DOI":"10.1109\/ISSCC.2018.8310400"},{"key":"3234_CR82","doi-asserted-by":"crossref","unstructured":"Xue C, Chen W, Liu J, et al. 24.1 a 1 Mb multibit ReRAM computing-in-memory macro with 14.6 ns parallel MAC computing time for CNN based AI edge processors. In: Proceedings of IEEE International Solid- State Circuits Conference, 2019. 388\u2013390","DOI":"10.1109\/ISSCC.2019.8662395"},{"key":"3234_CR83","doi-asserted-by":"crossref","unstructured":"Yan B, Yang Q, Chen W, et al. RRAM-based spiking nonvolatile computing-in-memory processing engine with precision-configurable in situ nonlinear activation. In: Proceedings of Symposium on VLSI Technology, 2019. 86\u201387","DOI":"10.23919\/VLSIT.2019.8776485"},{"key":"3234_CR84","doi-asserted-by":"crossref","unstructured":"Su F, Chen W, Xia L, et al. A 462 GOPS\/J RRAM-based nonvolatile intelligent processor for energy harvesting IOE system featuring nonvolatile logics and processing-in-memory. In: Proceedings of Symposium on VLSI Technology, 2017. 260\u2013261","DOI":"10.23919\/VLSIT.2017.7998149"},{"key":"3234_CR85","doi-asserted-by":"crossref","unstructured":"Liu Q, Gao B, Yao P, et al. 33.2 a fully integrated analog ReRAM based 78.4 TOPS\/W compute-in-memory chip with fully parallel MAC computing. In: Proceedings of IEEE International Solid- State Circuits Conference, 2020. 500\u2013502","DOI":"10.1109\/ISSCC19947.2020.9062953"},{"key":"3234_CR86","doi-asserted-by":"publisher","first-page":"203","DOI":"10.1109\/JSSC.2019.2951363","volume":"55","author":"C Xue","year":"2020","unstructured":"Xue C, Chen W, Liu J, et al. Embedded 1-Mb ReRAM-based computing-in- memory macro with multibit input and weight for CNN-based AI edge processors. IEEE J Solid-State Circ, 2020, 55: 203\u2013215","journal-title":"IEEE J Solid-State Circ"},{"key":"3234_CR87","doi-asserted-by":"publisher","first-page":"908","DOI":"10.1109\/JSSC.2019.2963005","volume":"55","author":"Y Zha","year":"2020","unstructured":"Zha Y, Nowak E, Li J. Liquid silicon: a nonvolatile fully programmable processing-in-memory processor with monolithically integrated ReRAM. IEEE J Solid-State Circ, 2020, 55: 908\u2013919","journal-title":"IEEE J Solid-State Circ"},{"key":"3234_CR88","doi-asserted-by":"crossref","unstructured":"Wan W, Kubendran R, Gao B, et al. A voltage-mode sensing scheme with differential-row weight mapping for energy-efficient RRAM-based in-memory computing. In: Proceedings of IEEE Symposium on VLSI Technology, 2020. 1\u20132","DOI":"10.1109\/VLSITechnology18217.2020.9265066"},{"key":"3234_CR89","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1038\/s41467-017-01481-9","volume":"8","author":"A Sebastian","year":"2017","unstructured":"Sebastian A, Tuma T, Papandreou N, et al. Temporal correlation detection using computational phase-change memory. Nature Commun, 2017, 8: 1\u201310","journal-title":"Nature Commun"},{"key":"3234_CR90","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1038\/s41467-020-16108-9","volume":"11","author":"V Joshi","year":"2020","unstructured":"Joshi V, Gallo M L, Haefeli S, et al. Accurate deep neural network inference using computational phase-change memory. Nature Commun, 2020, 11: 1\u201313","journal-title":"Nature Commun"},{"key":"3234_CR91","doi-asserted-by":"publisher","first-page":"390","DOI":"10.1109\/LSSC.2020.3024622","volume":"3","author":"K R Lee","year":"2020","unstructured":"Lee K R, Kim J, Kim C, et al. A 1.02-UW STT-MRAM-based DNN ECG arrhythmia monitoring SOC with leakage-based delay MAC unit. IEEE Solid-State Circ Lett, 2020, 3: 390\u2013393","journal-title":"IEEE Solid-State Circ Lett"},{"key":"3234_CR92","doi-asserted-by":"publisher","first-page":"1009","DOI":"10.1109\/JSSC.2016.2515510","volume":"51","author":"S Jeloka","year":"2016","unstructured":"Jeloka S, Akesh N B, Sylvester D, et al. A 28 nm configurable memory (TCAM\/BCAM\/SRAM) using push-rule 6T bit cell enabling logic-in-memory. IEEE J Solid-State Circ, 2016, 51: 1009\u20131021","journal-title":"IEEE J Solid-State Circ"},{"key":"3234_CR93","doi-asserted-by":"crossref","unstructured":"Ando K, Ueyoshi K, Orimo K, et al. Brein memory: a 13-layer 4.2 k neuron\/0.8 m synapse binary\/ternary reconfigurable in-memory deep neural network accelerator in 65 nm CMOS. In: Proceedings of Symposium on VLSI Circuits, 2017. 24\u201325","DOI":"10.23919\/VLSIC.2017.8008533"},{"key":"3234_CR94","doi-asserted-by":"crossref","unstructured":"Slesazeck S, Ravsher T, Havel V, et al. A 2TnC ferroelectric memory gain cell suitable for compute-in-memory and neuromorphic application. In: Proceedings of IEEE International Electron Devices Meeting (IEDM), 2019. 1\u20134","DOI":"10.1109\/IEDM19573.2019.8993663"},{"key":"3234_CR95","first-page":"667","volume":"68","author":"C Yu","year":"2021","unstructured":"Yu C, Yoo T, Kim H, et al. A logic-compatible eDRAM compute-in-memory with embedded ADCs for processing neural networks. IEEE Trans Circ Syst I, 2021, 68: 667\u2013679","journal-title":"IEEE Trans Circ Syst I"}],"container-title":["Science China Information Sciences"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11432-021-3234-0.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s11432-021-3234-0\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11432-021-3234-0.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,21]],"date-time":"2022-07-21T10:07:31Z","timestamp":1658398051000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s11432-021-3234-0"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,5,11]]},"references-count":95,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2021,6]]}},"alternative-id":["3234"],"URL":"https:\/\/doi.org\/10.1007\/s11432-021-3234-0","relation":{},"ISSN":["1674-733X","1869-1919"],"issn-type":[{"value":"1674-733X","type":"print"},{"value":"1869-1919","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,5,11]]},"assertion":[{"value":"8 January 2021","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"15 March 2021","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"5 April 2021","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"11 May 2021","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}],"article-number":"160403"}}