{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,25]],"date-time":"2026-03-25T19:23:26Z","timestamp":1774466606941,"version":"3.50.1"},"reference-count":46,"publisher":"Springer Science and Business Media LLC","issue":"4","license":[{"start":{"date-parts":[[2023,2,9]],"date-time":"2023-02-09T00:00:00Z","timestamp":1675900800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2023,2,9]],"date-time":"2023-02-09T00:00:00Z","timestamp":1675900800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Sci. China Inf. Sci."],"published-print":{"date-parts":[[2023,4]]},"DOI":"10.1007\/s11432-021-3472-9","type":"journal-article","created":{"date-parts":[[2023,2,13]],"date-time":"2023-02-13T10:04:16Z","timestamp":1676282656000},"update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":18,"title":["NAND-SPIN-based processing-in-MRAM architecture for convolutional neural network acceleration"],"prefix":"10.1007","volume":"66","author":[{"given":"Yinglin","family":"Zhao","sequence":"first","affiliation":[]},{"given":"Jianlei","family":"Yang","sequence":"additional","affiliation":[]},{"given":"Bing","family":"Li","sequence":"additional","affiliation":[]},{"given":"Xingzhou","family":"Cheng","sequence":"additional","affiliation":[]},{"given":"Xucheng","family":"Ye","sequence":"additional","affiliation":[]},{"given":"Xueyan","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Xiaotao","family":"Jia","sequence":"additional","affiliation":[]},{"given":"Zhaohao","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Youguang","family":"Zhang","sequence":"additional","affiliation":[]},{"given":"Weisheng","family":"Zhao","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2023,2,9]]},"reference":[{"key":"3472_CR1","doi-asserted-by":"crossref","unstructured":"Shafique M, Hafiz R, Javed M U, et al. Adaptive and energy-efficient architectures for machine learning: challenges, opportunities, and research roadmap. In: Proceedings of IEEE Computer Society Annual Symposium on VLSI, Bochum, 2017. 627\u2013632","DOI":"10.1109\/ISVLSI.2017.124"},{"key":"3472_CR2","doi-asserted-by":"crossref","unstructured":"Luo L, Zhang H, Bai J, et al. SpinLim: spin orbit torque memory for ternary neural networks based on the logic-in-memory architecture. In: Proceedings of Design, Automation and Test in Europe Conference and Exhibition, 2021. 1865\u20131870","DOI":"10.23919\/DATE51398.2021.9474022"},{"key":"3472_CR3","unstructured":"Cai H, Guo Y, Liu B, et al. Proposal of analog in-memory computing with magnified tunnel magnetoresistance ratio and universal STT-MRAM cell. 2021. ArXiv:2110:03937"},{"key":"3472_CR4","doi-asserted-by":"crossref","unstructured":"Liu J, Zhao H, Ogleari M A, et al. Processing-in-memory for energy-efficient neural network training: a heterogeneous approach. In: Proceedings of the 51st IEEE\/ACM International Symposium on Microarchitecture, Fukuoka, 2018. 655\u2013668","DOI":"10.1109\/MICRO.2018.00059"},{"key":"3472_CR5","doi-asserted-by":"crossref","unstructured":"Song L, Zhuo Y, Qian X, et al. GraphR: accelerating graph processing using ReRAM. In: Proceedings of IEEE International Symposium on High Performance Computer Architecture, Vienna, 2018. 531\u2013543","DOI":"10.1109\/HPCA.2018.00052"},{"key":"3472_CR6","doi-asserted-by":"crossref","unstructured":"Eckert C, Wang X, Wang J, et al. Neural cache: bit-serial in-cache acceleration of deep neural networks. In: Proceedings of ACM\/IEEE 45th Annual International Symposium on Computer Architecture, Los Angeles, 2018. 383\u2013396","DOI":"10.1109\/ISCA.2018.00040"},{"key":"3472_CR7","doi-asserted-by":"publisher","first-page":"201401","DOI":"10.1007\/s11432-021-3235-7","volume":"64","author":"Y Hao","year":"2021","unstructured":"Hao Y, Xiang S Y, Han G Q, et al. Recent progress of integrated circuits and optoelectronic chips. Sci China Inf Sci, 2021, 64: 201401","journal-title":"Sci China Inf Sci"},{"key":"3472_CR8","first-page":"3041","volume":"66","author":"G Papandroulidakis","year":"2019","unstructured":"Papandroulidakis G, Serb A, Khiat A, et al. Practical implementation of memristor-based threshold logic gates. IEEE Trans Circ Syst I, 2019, 66: 3041\u20133051","journal-title":"IEEE Trans Circ Syst I"},{"key":"3472_CR9","doi-asserted-by":"crossref","unstructured":"Xue C X, Chen W H, Liu J S, et al. 24.1 a 1Mb multibit ReRAM computing-in-memory macro with 14.6 ns parallel MAC computing time for CNN based AI edge processors. In: Proceedings of IEEE International Solid-State Circuits Conference, San Francisco, 2019. 388\u2013390","DOI":"10.1109\/ISSCC.2019.8662395"},{"key":"3472_CR10","doi-asserted-by":"crossref","unstructured":"Li B, Song L, Chen F, et al. ReRAM-based accelerator for deep learning. In: Proceedings of Design, Automation and Test in Europe Conference and Exhibition, Dresden, 2018. 815\u2013820","DOI":"10.23919\/DATE.2018.8342118"},{"key":"3472_CR11","doi-asserted-by":"publisher","first-page":"160407","DOI":"10.1007\/s11432-020-3245-7","volume":"64","author":"Z H Yuan","year":"2021","unstructured":"Yuan Z H, Liu J Z, Li X C, et al. NAS4RRAM: neural network architecture search for inference on RRAM-based accelerators. Sci China Inf Sci, 2021, 64: 160407","journal-title":"Sci China Inf Sci"},{"key":"3472_CR12","doi-asserted-by":"publisher","first-page":"1394","DOI":"10.1109\/TED.2020.2964640","volume":"67","author":"T Kim","year":"2020","unstructured":"Kim T, Lee S. Evolution of phase-change memory for the storage-class memory and beyond. IEEE Trans Electron Devices, 2020, 67: 1394\u20131406","journal-title":"IEEE Trans Electron Devices"},{"key":"3472_CR13","doi-asserted-by":"publisher","first-page":"60","DOI":"10.1038\/s41586-018-0180-5","volume":"558","author":"S Ambrogio","year":"2018","unstructured":"Ambrogio S, Narayanan P, Tsai H, et al. Equivalent-accuracy accelerated neural-network training using analogue memory. Nature, 2018, 558: 60\u201367","journal-title":"Nature"},{"key":"3472_CR14","doi-asserted-by":"publisher","first-page":"1398","DOI":"10.1109\/JPROC.2021.3084997","volume":"109","author":"Z Guo","year":"2021","unstructured":"Guo Z, Yin J, Bai Y, et al. Spintronics for energy- efficient computing: an overview and outlook. Proc IEEE, 2021, 109: 1398\u20131417","journal-title":"Proc IEEE"},{"key":"3472_CR15","doi-asserted-by":"publisher","first-page":"1796","DOI":"10.1109\/JPROC.2016.2590142","volume":"104","author":"D Apalkov","year":"2016","unstructured":"Apalkov D, Dieny B, Slaughter J M. Magnetoresistive random access memory. Proc IEEE, 2016, 104: 1796\u20131830","journal-title":"Proc IEEE"},{"key":"3472_CR16","doi-asserted-by":"publisher","first-page":"470","DOI":"10.1109\/TVLSI.2017.2776954","volume":"26","author":"S Jain","year":"2017","unstructured":"Jain S, Ranjan A, Roy K, et al. Computing in memory with spin-transfer torque magnetic RAM. IEEE Trans VLSI Syst, 2017, 26: 470\u2013483","journal-title":"IEEE Trans VLSI Syst"},{"key":"3472_CR17","doi-asserted-by":"publisher","first-page":"582","DOI":"10.1038\/s41928-018-0160-7","volume":"1","author":"M Wang","year":"2018","unstructured":"Wang M, Cai W, Zhu D, et al. Field-free switching of a perpendicular magnetic tunnel junction through the interplay of spin-orbit and spin-transfer torques. Nat Electron, 2018, 1: 582\u2013588","journal-title":"Nat Electron"},{"key":"3472_CR18","doi-asserted-by":"publisher","first-page":"704","DOI":"10.1109\/LED.2021.3069391","volume":"42","author":"W Cai","year":"2021","unstructured":"Cai W, Shi K, Zhuo Y, et al. Sub-ns field-free switching in perpendicular magnetic tunnel junctions by the interplay of spin transfer and orbit torques. IEEE Electron Device Lett, 2021, 42: 704\u2013707","journal-title":"IEEE Electron Device Lett"},{"key":"3472_CR19","doi-asserted-by":"publisher","first-page":"343","DOI":"10.1109\/LED.2018.2795039","volume":"39","author":"Z Wang","year":"2018","unstructured":"Wang Z, Zhang L, Wang M, et al. High-density NAND-like spin transfer torque memory with spin orbit torque erase operation. IEEE Electron Device Lett, 2018, 39: 343\u2013346","journal-title":"IEEE Electron Device Lett"},{"key":"3472_CR20","doi-asserted-by":"publisher","first-page":"513","DOI":"10.1109\/LED.2021.3058697","volume":"42","author":"K Shi","year":"2021","unstructured":"Shi K, Cai W, Zhuo Y, et al. Experimental demonstration of NAND-like spin-torque memory unit. IEEE Electron Device Lett, 2021, 42: 513\u2013516","journal-title":"IEEE Electron Device Lett"},{"key":"3472_CR21","doi-asserted-by":"crossref","unstructured":"Angizi S, He Z, Parveen F, et al. IMCE: energy-efficient bit-wise in-memory convolution engine for deep neural network. In: Proceedings of the 23rd Asia and South Pacific Design Automation Conference, Jeju, 2018. 111\u2013116","DOI":"10.1109\/ASPDAC.2018.8297291"},{"key":"3472_CR22","doi-asserted-by":"crossref","unstructured":"Angizi S, He Z, Rakin A S, et al. CMP-PIM: an energy-efficient comparator-based processing-in-memory neural network accelerator. In: Proceedings of the 55th Annual Design Automation Conference, San Francisco, 2018. 1\u20136","DOI":"10.1145\/3195970.3196009"},{"key":"3472_CR23","doi-asserted-by":"publisher","first-page":"160402","DOI":"10.1007\/s11432-021-3220-0","volume":"64","author":"H Cai","year":"2021","unstructured":"Cai H, Liu B, Chen J T, et al. A survey of in-spin transfer torque MRAM computing. Sci China Inf Sci, 2021, 64: 160402","journal-title":"Sci China Inf Sci"},{"key":"3472_CR24","doi-asserted-by":"publisher","first-page":"1449","DOI":"10.1109\/JPROC.2016.2521712","volume":"104","author":"X Fong","year":"2016","unstructured":"Fong X, Kim Y, Venkatesan R, et al. Spin-transfer torque memories: devices, circuits, and systems. Proc IEEE, 2016, 104: 1449\u20131488","journal-title":"Proc IEEE"},{"key":"3472_CR25","doi-asserted-by":"crossref","unstructured":"Rho K, Tsuchida K, Kim D, et al. 23.5 a 4Gb LPDDR2 STT-MRAM with compact 9f2 1T1MTJ cell and hierarchical bitline architecture. In: Proceedings of IEEE International Solid-State Circuits Conference, San Francisco, 2017. 396\u2013397","DOI":"10.1109\/ISSCC.2017.7870428"},{"key":"3472_CR26","doi-asserted-by":"publisher","first-page":"757","DOI":"10.1038\/s41928-020-00504-6","volume":"3","author":"S Peng","year":"2020","unstructured":"Peng S, Zhu D, Li W, et al. Exchange bias switching in an antiferromagnet\/ferromagnet bilayer driven by spin-orbit torque. Nat Electron, 2020, 3: 757\u2013764","journal-title":"Nat Electron"},{"key":"3472_CR27","first-page":"1665","volume":"68","author":"Z Yu","year":"2021","unstructured":"Yu Z, Wang Y, Zhang Z, et al. Proposal of high density two-bits-cell based NAND-like magnetic random access memory. IEEE Trans Circ Syst II, 2021, 68: 1665\u20131669","journal-title":"IEEE Trans Circ Syst II"},{"key":"3472_CR28","doi-asserted-by":"crossref","unstructured":"Shafiee A, Nag A, Muralimanohar N, et al. ISAAC: a convolutional neural network accelerator with in-situ analog arithmetic in crossbars. In: Proceedings of ACM\/IEEE 43rd International Symposium on Computer Architecture, Seoul, 2016. 14\u201326","DOI":"10.1145\/3007787.3001139"},{"key":"3472_CR29","doi-asserted-by":"publisher","unstructured":"Yang J, Fu W, Cheng X, et al. S2Engine: a novel systolic architecture for sparse convolutional neural networks. IEEE Trans Comput, 2021. doi: https:\/\/doi.org\/10.1109\/TC.2021.3087946","DOI":"10.1109\/TC.2021.3087946"},{"key":"3472_CR30","unstructured":"Zhou S, Wu Y, Ni Z, et al. DoReFa-Net: training low bitwidth convolutional neural networks with low bitwidth gradients. 2016. ArXiv:1606.06160"},{"key":"3472_CR31","doi-asserted-by":"publisher","first-page":"1123","DOI":"10.1109\/TCAD.2019.2907886","volume":"39","author":"S Angizi","year":"2019","unstructured":"Angizi S, He Z, Awad A, et al. MRIMA: an MRAM-based in-memory accelerator. IEEE Trans Comput-Aided Des Integr Circ Syst, 2019, 39: 1123\u20131136","journal-title":"IEEE Trans Comput-Aided Des Integr Circ Syst"},{"key":"3472_CR32","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1147\/JRD.2019.2934048","volume":"63","author":"S Ghose","year":"2019","unstructured":"Ghose S, Boroumand A, Kim J S, et al. Processing-in-memory: a workload-driven perspective. IBM J Res Dev, 2019, 63: 1\u201319","journal-title":"IBM J Res Dev"},{"key":"3472_CR33","doi-asserted-by":"crossref","unstructured":"Imani M, Gupta S, Kim Y, et al. Floatpim: in-memory acceleration of deep neural network training with high precision. In: Proceedings of ACM\/IEEE 46th Annual International Symposium on Computer Architecture, Phoenix, 2019. 802\u2013815","DOI":"10.1145\/3307650.3322237"},{"key":"3472_CR34","doi-asserted-by":"publisher","unstructured":"Wang X, Yang J, Zhao Y, et al. Triangle counting accelerations: from algorithm to in-memory computing architecture. IEEE Trans Comput, 2021. doi: https:\/\/doi.org\/10.1109\/TC.2021.3131049","DOI":"10.1109\/TC.2021.3131049"},{"key":"3472_CR35","doi-asserted-by":"publisher","first-page":"127","DOI":"10.1109\/JSSC.2016.2616357","volume":"52","author":"Y H Chen","year":"2017","unstructured":"Chen Y H, Krishna T, Emer J S, et al. Eyeriss: an energy-efficient reconfigurable accelerator for deep convolutional neural networks. IEEE J Solid-State Circ, 2017, 52: 127\u2013138","journal-title":"IEEE J Solid-State Circ"},{"key":"3472_CR36","doi-asserted-by":"crossref","unstructured":"Li S, Niu D, Malladi K T, et al. DRISA: a DRAM-based reconfigurable in-situ accelerator. In: Proceedings of the 50th Annual IEEE\/ACM International Symposium on Microarchitecture, Cambridge, 2017. 288\u2013301","DOI":"10.1145\/3123939.3123977"},{"key":"3472_CR37","doi-asserted-by":"crossref","unstructured":"Wang X, Yang J, Zhao Y, et al. TCIM: triangle counting acceleration with processing-in-MRAM architecture. In: Proceedings of the 57th ACM\/IEEE Design Automation Conference, San Francisco, 2020. 1\u20136","DOI":"10.1109\/DAC18072.2020.9218660"},{"key":"3472_CR38","doi-asserted-by":"publisher","first-page":"380","DOI":"10.1109\/TCAD.2015.2474366","volume":"35","author":"J Yang","year":"2015","unstructured":"Yang J, Wang P, Zhang Y, et al. Radiation-induced soft error analysis of STT-MRAM: a device to circuit approach. IEEE Trans Comput-Aided Des Integr Circ Syst, 2015, 35: 380\u2013393","journal-title":"IEEE Trans Comput-Aided Des Integr Circ Syst"},{"key":"3472_CR39","doi-asserted-by":"publisher","first-page":"122406","DOI":"10.1007\/s11432-020-3189-x","volume":"65","author":"W L Cai","year":"2022","unstructured":"Cai W L, Wang M X, Cao K H, et al. Stateful implication logic based on perpendicular magnetic tunnel junctions. Sci China Inf Sci, 2022, 65: 122406","journal-title":"Sci China Inf Sci"},{"key":"3472_CR40","doi-asserted-by":"crossref","unstructured":"Li S, Xu C, Zou Q, et al. Pinatubo: a processing-in-memory architecture for bulk bitwise operations in emerging non-volatile memories. In: Proceedings of the 53rd Annual Design Automation Conference, Austin, 2016. 1\u20136","DOI":"10.1145\/2897937.2898064"},{"key":"3472_CR41","doi-asserted-by":"crossref","unstructured":"Tang T, Xia L, Li B, et al. Binary convolutional neural network on RRAM. In: Proceedings of the 22nd Asia and South Pacific Design Automation Conference, Tokyo, 2017. 782\u2013787","DOI":"10.1109\/ASPDAC.2017.7858419"},{"key":"3472_CR42","doi-asserted-by":"publisher","first-page":"27","DOI":"10.1145\/3007787.3001140","volume":"44","author":"P Chi","year":"2016","unstructured":"Chi P, Li S, Xu C, et al. PRIME: a novel processing-in-memory architecture for neural network computation in ReRAM-based main memory. SIGARCH Comput Archit News, 2016, 44: 27\u201339","journal-title":"SIGARCH Comput Archit News"},{"key":"3472_CR43","first-page":"1","volume":"53","author":"D Zhang","year":"2017","unstructured":"Zhang D, Zeng L, Gao T, et al. Reliability-enhanced separated pre-charge sensing amplifier for hybrid CMOS\/MTJ logic circuits. IEEE Trans Magn, 2017, 53: 1\u20135","journal-title":"IEEE Trans Magn"},{"key":"3472_CR44","doi-asserted-by":"crossref","unstructured":"Colangelo P, Nasiri N, Nurvitadhi E, et al. Exploration of low numeric precision deep learning inference using Intel FPGAs. In: Proceedings of the 26th Annual International Symposium on Field-Programmable Custom Computing Machines, Boulder, 2018. 73\u201380","DOI":"10.1109\/FCCM.2018.00020"},{"key":"3472_CR45","doi-asserted-by":"crossref","unstructured":"Ding P L K, Martin S, Li B. Improving batch normalization with skewness reduction for deep neural networks. In: Proceedings of the 25th International Conference on Pattern Recognition, Milan, 2021. 7165\u20137172","DOI":"10.1109\/ICPR48806.2021.9412949"},{"key":"3472_CR46","unstructured":"Eken E, Song L, Bayram I, et al. NVSim-VXs: an improved NVSim for variation aware STT-RAM simulation. In: Proceedings of the 53rd ACM\/EDAC\/IEEE Design Automation Conference, Austin, 2016. 1\u20136"}],"container-title":["Science China Information Sciences"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11432-021-3472-9.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s11432-021-3472-9\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11432-021-3472-9.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,10,14]],"date-time":"2024-10-14T02:05:28Z","timestamp":1728871528000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s11432-021-3472-9"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,2,9]]},"references-count":46,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2023,4]]}},"alternative-id":["3472"],"URL":"https:\/\/doi.org\/10.1007\/s11432-021-3472-9","relation":{},"ISSN":["1674-733X","1869-1919"],"issn-type":[{"value":"1674-733X","type":"print"},{"value":"1869-1919","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,2,9]]},"assertion":[{"value":"13 September 2021","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"24 November 2021","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"2 April 2022","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"9 February 2023","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}],"article-number":"142401"}}