{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,11]],"date-time":"2026-05-11T14:52:10Z","timestamp":1778511130626,"version":"3.51.4"},"reference-count":84,"publisher":"Springer Science and Business Media LLC","issue":"10","license":[{"start":{"date-parts":[[2023,9,21]],"date-time":"2023-09-21T00:00:00Z","timestamp":1695254400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2023,9,21]],"date-time":"2023-09-21T00:00:00Z","timestamp":1695254400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Sci. China Inf. Sci."],"published-print":{"date-parts":[[2023,11]]},"DOI":"10.1007\/s11432-023-3800-9","type":"journal-article","created":{"date-parts":[[2023,9,26]],"date-time":"2023-09-26T04:01:31Z","timestamp":1695700891000},"update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":19,"title":["From macro to microarchitecture: reviews and trends of SRAM-based compute-in-memory circuits"],"prefix":"10.1007","volume":"66","author":[{"given":"Zhaoyang","family":"Zhang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jinwu","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xi","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"An","family":"Guo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bo","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tianzhu","family":"Xiong","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yuyao","family":"Kong","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xingyu","family":"Pu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shengnan","family":"He","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xin","family":"Si","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jun","family":"Yang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2023,9,21]]},"reference":[{"key":"3800_CR1","doi-asserted-by":"publisher","first-page":"160403","DOI":"10.1007\/s11432-021-3234-0","volume":"64","author":"L Chang","year":"2021","unstructured":"Chang L, Li C, Zhang Z, et al. Energy-efficient computing-in-memory architecture for AI processor: device, circuit, architecture perspective. Sci China Inf Sci, 2021, 64: 160403","journal-title":"Sci China Inf Sci"},{"key":"3800_CR2","doi-asserted-by":"publisher","first-page":"221402","DOI":"10.1007\/s11432-021-3327-7","volume":"64","author":"C Cheng","year":"2021","unstructured":"Cheng C, Tiw P J, Cai Y, et al. In-memory computing with emerging nonvolatile memory devices. Sci China Inf Sci, 2021, 64: 221402","journal-title":"Sci China Inf Sci"},{"key":"3800_CR3","doi-asserted-by":"publisher","first-page":"160406","DOI":"10.1007\/s11432-020-3198-9","volume":"64","author":"W Zhang","year":"2021","unstructured":"Zhang W, Gao B, Yao P, et al. Array-level boosting method with spatial extended allocation to improve the accuracy of memristor based computing-in-memory chips. Sci China Inf Sci, 2021, 64: 160406","journal-title":"Sci China Inf Sci"},{"key":"3800_CR4","doi-asserted-by":"publisher","first-page":"160404","DOI":"10.1007\/s11432-020-3227-1","volume":"64","author":"X Zou","year":"2021","unstructured":"Zou X, Xu S, Chen X, et al. Breaking the von Neumann bottleneck: architecture-level processing-in-memory technology. Sci China Inf Sci, 2021, 64: 160404","journal-title":"Sci China Inf Sci"},{"key":"3800_CR5","first-page":"1773","volume":"68","author":"C J Jhang","year":"2021","unstructured":"Jhang C J, Xue C X, Hung J M, et al. Challenges and trends of SRAM-based computing-in-memory for AI edge devices. IEEE Trans Circ Syst I, 2021, 68: 1773\u20131786","journal-title":"IEEE Trans Circ Syst I"},{"key":"3800_CR6","doi-asserted-by":"crossref","unstructured":"Si X, Zhou Y L, Yang J, et al. Challenge and trend of SRAM based computation-in-memory circuits for AI edge devices. In: Proceedings of the 14th International Conference on ASIC (ASICON), 2021","DOI":"10.1109\/ASICON52560.2021.9620429"},{"key":"3800_CR7","doi-asserted-by":"crossref","unstructured":"Wang Y F, Zhou Y L, Wang B, et al. Design challenges and methodology of high-performance SRAM-based compute-in-memory for AI edge devices. In: Proceedings of International Conference on UK-China Emerging Technologies (UCET), 2021","DOI":"10.1109\/UCET54125.2021.9674995"},{"key":"3800_CR8","doi-asserted-by":"crossref","unstructured":"Xiong T Z, Zhou Y L, Kong Y Y, et al. Design methodology towards high-precision SRAM based computation-in-memory for AI edge devices. In: Proceedings of the 18th International SoC Design Conference (ISOCC), 2021","DOI":"10.1109\/ISOCC53507.2021.9613913"},{"key":"3800_CR9","doi-asserted-by":"crossref","unstructured":"Dong F Y, Si X, Chang M F. Design methodology and trends of SRAM-based compute-in-memory circuits. In: Proceedings of the 16th International Conference on Solid-State & Integrated Circuit Technology (ICSICT), 2022","DOI":"10.1109\/ICSICT55466.2022.9963239"},{"key":"3800_CR10","doi-asserted-by":"crossref","unstructured":"Chang M F, Lin C C, Lee A, et al. 17.5 A 3T1R nonvolatile TCAM using MLC ReRAM with Sub-1ns search time. In: Proceedings of IEEE International Solid-State Circuits Conference, 2015","DOI":"10.1109\/ISSCC.2015.7063054"},{"key":"3800_CR11","doi-asserted-by":"crossref","unstructured":"Khwa W S, Chang M F, Wu J Y, et al. 7.3 A resistance-drift compensation scheme to reduce MLC PCM raw BER by over 100\u00d7 for storage-class memory applications. In: Proceedings of IEEE International Solid-State Circuits Conference (ISSCC), 2016","DOI":"10.1109\/ISSCC.2016.7417943"},{"key":"3800_CR12","doi-asserted-by":"crossref","unstructured":"Lin C C, Hung J Y, Lin W Z, et al. 7.4 A 256b-wordlength ReRAM-based TCAM with 1ns search-time and 14\u00d7 improvement in wordlength-energyefficiency-density product using 2.5T1R cell. In: Proceedings of IEEE International Solid-State Circuits Conference (ISSCC), 2016","DOI":"10.1109\/ISSCC.2016.7417944"},{"key":"3800_CR13","doi-asserted-by":"crossref","unstructured":"Xue C X, Chen W H, Liu J S, et al. 24.1 A 1Mb multibit ReRAM computing-in-memory macro with 14.6ns parallel MAC computing time for CNN based AI edge processors. In: Proceedings of IEEE International Solid-State Circuits Conference (ISSCC), 2019","DOI":"10.1109\/ISSCC.2019.8662395"},{"key":"3800_CR14","doi-asserted-by":"crossref","unstructured":"Chang T C, Chiu Y C, Lee C Y, et al. 13.4 A 22nm 1Mb 1024b-read and near-memory-computing dual-mode STT-MRAM macro with 42.6GB\/s read bandwidth for security-aware mobile devices. In: Proceedings of IEEE International Solid-State Circuits Conference (ISSCC), 2020","DOI":"10.1109\/ISSCC19947.2020.9063072"},{"key":"3800_CR15","doi-asserted-by":"crossref","unstructured":"Liu Q, Gao B, Yao P, et al. 33.2 A fully integrated analog ReRAM based 78.4TOPS\/W compute-in-memory chip with fully parallel MAC computing. In: Proceedings of IEEE International Solid-State Circuits Conference (ISSCC), 2020","DOI":"10.1109\/ISSCC19947.2020.9062953"},{"key":"3800_CR16","doi-asserted-by":"crossref","unstructured":"Xue C X, Huang T Y, Liu J S, et al. 15.4 A 22nm 2Mb ReRAM compute-in-memory macro with 121-28TOPS\/W for multibit MAC computing for tiny AI edge devices. In: Proceedings of IEEE International Solid-State Circuits Conference (ISSCC), 2020","DOI":"10.1109\/ISSCC19947.2020.9063078"},{"key":"3800_CR17","doi-asserted-by":"crossref","unstructured":"Xue C X, Hung J M, Kao H Y, et al. 16.1 A 22nm 4Mb 8b-precision ReRAM computing-in-memory macro with 11.91 to 195.7TOPS\/W for tiny AI edge devices. In: Proceedings of IEEE International Solid-State Circuits Conference (ISSCC), 2021","DOI":"10.1109\/ISSCC42613.2021.9365769"},{"key":"3800_CR18","doi-asserted-by":"crossref","unstructured":"Yoon J H, Chang M, Khwa W S, et al. 29.1 A 40nm 64Kb 56.67TOPS\/W read-disturb-tolerant compute-in-memory\/digital RRAM macro with active-feedback-based read and in-situ write verification. In: Proceedings of IEEE International Solid-State Circuits Conference (ISSCC), 2021","DOI":"10.1109\/ISSCC42613.2021.9365926"},{"key":"3800_CR19","doi-asserted-by":"crossref","unstructured":"Chang M, Spetalnick S D, Crafton B, et al. A 40nm 60.64TOPS\/W ECC-capable compute-in-memory\/digital 2.25MB\/768KB RRAM\/SRAM system with embedded cortex M3 microprocessor for edge recommendation systems. In: Proceedings of IEEE International Solid-State Circuits Conference (ISSCC), 2022","DOI":"10.1109\/ISSCC42614.2022.9731679"},{"key":"3800_CR20","doi-asserted-by":"crossref","unstructured":"Chiu Y C, Yang C S, Teng S H, et al. A 22nm 4Mb STT-MRAM data-encrypted near-memory computation macro with a 192GB\/s read-and-decryption bandwidth and 25.1\u201355.1TOPS\/W 8b MAC for AI operations. In: Proceedings of IEEE International Solid-State Circuits Conference (ISSCC), 2022","DOI":"10.1109\/ISSCC42614.2022.9731621"},{"key":"3800_CR21","doi-asserted-by":"crossref","unstructured":"Hu H W, Wang W C, Chen C K, et al. A 512Gb in-memory-computing 3D-NAND flash supporting similar-vector-matching operations on edge-AI devices. In: Proceedings of IEEE International Solid-State Circuits Conference (ISSCC), 2022","DOI":"10.1109\/ISSCC42614.2022.9731775"},{"key":"3800_CR22","doi-asserted-by":"crossref","unstructured":"Hung J M, Huang Y H, Huang S P, et al. An 8-Mb DC-current-free binary-to-8b precision ReRAM nonvolatile computing-in-memory macro using time-space-readout with 1286.4-21.6TOPS\/W for edge-AI devices. In: Proceedings of IEEE International Solid-State Circuits Conference (ISSCC), 2022","DOI":"10.1109\/ISSCC42614.2022.9731715"},{"key":"3800_CR23","doi-asserted-by":"crossref","unstructured":"Khwa W S, Chiu Y C, Jhang C J, et al. A 40-nm, 2M-cell, 8b-precision, hybrid SLC-MLC PCM computing-in-memory macro with 20.5-65.0TOPS\/W for tiny-Al edge devices. In: Proceedings of IEEE International Solid-State Circuits Conference (ISSCC), 2022","DOI":"10.1109\/ISSCC42614.2022.9731670"},{"key":"3800_CR24","doi-asserted-by":"crossref","unstructured":"Spetalnick S D, Chang M, Crafton B, et al. A 40nm 64kb 26.56TOPS\/W 2.37Mb\/mm2 RRAM binary\/compute-in-memory macro with 4.23\u00d7 improvement in density and >75 use of sensing dynamic range. In: Proceedings of IEEE International Solid-State Circuits Conference (ISSCC), 2022","DOI":"10.1109\/ISSCC42614.2022.9731725"},{"key":"3800_CR25","unstructured":"Everson L R, Liu M, Pande N, et al. A 104.8TOPS\/W one-shot time-based neuromorphic chip employing dynamic threshold error correction in 65nm. In: Proceedings of IEEE International Solid-State Circuits Conference (ISSCC), 2022"},{"key":"3800_CR26","first-page":"1829","volume":"65","author":"M U Mohammed","year":"2018","unstructured":"Mohammed M U, Chowdhury M H. Reliability and energy efficiency of the tunneling transistor-based 6T SRAM cell in sub-10 nm domain. IEEE Trans Circ Syst II, 2018, 65: 1829\u20131833","journal-title":"IEEE Trans Circ Syst II"},{"key":"3800_CR27","doi-asserted-by":"publisher","first-page":"2777","DOI":"10.1109\/JSSC.2019.2914361","volume":"54","author":"L R Everson","year":"2019","unstructured":"Everson L R, Liu M, Pande N, et al. An energy-efficient one-shot time-based neural network accelerator employing dynamic threshold error correction in 65 nm. IEEE J Solid-State Circ, 2019, 54: 2777\u20132785","journal-title":"IEEE J Solid-State Circ"},{"key":"3800_CR28","doi-asserted-by":"crossref","unstructured":"Huynh K, Saltin J, Han J W, et al. Study of layout dependent radiation hardness of FinFET SRAM using full domain 3D TCAD simulation. In: Proceedings of IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference, 2019","DOI":"10.1109\/S3S46989.2019.9320706"},{"key":"3800_CR29","doi-asserted-by":"crossref","unstructured":"Sayal A, Fathima S, Nibhanupudi S S T, et al. 14.4 all-digital time-domain CNN engine using bidirectional memory delay lines for energy-efficient edge computing. In: Proceedings of IEEE International Solid-State Circuits Conference (ISSCC), 2019","DOI":"10.1109\/ISSCC.2019.8662510"},{"key":"3800_CR30","doi-asserted-by":"crossref","unstructured":"Wang T, Shan W W. An energy-efficient in-memory BNN architecture with time-domain analog and digital mixed-signal processing. In: Proceedings of IEEE\/ACM International Symposium on Nanoscale Architectures (NANOARCH), 2019","DOI":"10.1109\/NANOARCH47378.2019.181284"},{"key":"3800_CR31","doi-asserted-by":"crossref","unstructured":"Yang J, Kong Y Y, Wang Z, et al. 24.4 sandwich-RAM: an energy-efficient in-memory BWN architecture with pulse-width modulation. In: Proceedings of IEEE International Solid-State Circuits Conference (ISSCC), 2019","DOI":"10.1109\/ISSCC.2019.8662435"},{"key":"3800_CR32","doi-asserted-by":"publisher","first-page":"295","DOI":"10.1109\/JETCAS.2020.3014250","volume":"10","author":"A Agrawal","year":"2020","unstructured":"Agrawal A, Kosta A, Kodge S, et al. CASH-RAM: enabling in-memory computations for edge inference using charge accumulation and sharing in standard 8T-SRAM arrays. IEEE J Emerg Sel Top Circ Syst, 2020, 10: 295\u2013305","journal-title":"IEEE J Emerg Sel Top Circ Syst"},{"key":"3800_CR33","doi-asserted-by":"crossref","unstructured":"He Y X, Choi M, Kim K K, et al. A time-domain computing-in-memory micro using ring oscillator. In: Proceedings of the 18th International SoC Design Conference (ISOCC), 2021","DOI":"10.1109\/ISOCC53507.2021.9613954"},{"key":"3800_CR34","doi-asserted-by":"crossref","unstructured":"Lin C S, Tsai F C, Su J W, et al. A 48 TOPS and 20943 TOPS\/W 512kb computation-in-SRAM macro for highly reconfigurable ternary CNN acceleration. In: Proceedings of IEEE Asian Solid-State Circuits Conference (A-SSCC), 2021","DOI":"10.1109\/A-SSCC53895.2021.9634797"},{"key":"3800_CR35","first-page":"3377","volume":"68","author":"J Song","year":"2021","unstructured":"Song J, Wang Y, Guo M, et al. TD-SRAM: time-domain-based in-memory computing macro for binary neural networks. IEEE Trans Circ Syst I, 2021, 68: 3377\u20133387","journal-title":"IEEE Trans Circ Syst I"},{"key":"3800_CR36","first-page":"1174","volume":"70","author":"Y Kong","year":"2023","unstructured":"Kong Y, Chen X, Si X, et al. Evaluation platform of time-domain computing-in-memory circuits. IEEE Trans Circ Syst, 2023, 70: 1174\u20131178","journal-title":"IEEE Trans Circ Syst"},{"key":"3800_CR37","doi-asserted-by":"crossref","unstructured":"Park H, Lee K, Park J. A 10T SRAM compute-in-memory macro with analog MAC operation and time domain conversion. In: Proceedings of the 4th International Conference on Artificial Intelligence Circuits and Systems (AICAS), 2022","DOI":"10.1109\/AICAS54282.2022.9870016"},{"key":"3800_CR38","doi-asserted-by":"crossref","unstructured":"Wu P C, Su J W, Chung Y L, et al. A 28nm 1Mb time-domain computing-in-memory 6T-SRAM macro with a 6.6ns latency, 1241GOPS and 37.01TOPS\/W for 8b-MAC operations for edge-AI devices. In: Proceedings of IEEE International Solid-State Circuits Conference (ISSCC), 2022","DOI":"10.1109\/ISSCC42614.2022.9731681"},{"key":"3800_CR39","doi-asserted-by":"publisher","first-page":"112401","DOI":"10.1007\/s11432-013-4842-5","volume":"56","author":"Y S Wang","year":"2013","unstructured":"Wang Y S, Liu L B, Yin S Y, et al. Hierarchical representation of on-chip context to reduce reconfiguration time and implementation area for coarse-grained reconfigurable architecture. Sci China Inf Sci, 2013, 56: 112401","journal-title":"Sci China Inf Sci"},{"key":"3800_CR40","doi-asserted-by":"publisher","first-page":"2679","DOI":"10.1109\/JSSC.2017.2712626","volume":"52","author":"D Miyashita","year":"2017","unstructured":"Miyashita D, Kousai S, Suzuki T, et al. A neuromorphic chip optimized for deep learning and CMOS technology with time-domain analog and digital mixed-signal processing. IEEE J Solid-State Circ, 2017, 52: 2679\u20132689","journal-title":"IEEE J Solid-State Circ"},{"key":"3800_CR41","doi-asserted-by":"crossref","unstructured":"Biswas A, Chandrakasan A P. Conv-RAM: an energy-efficient SRAM with embedded convolution computation for low-power CNN-based machine learning applications. In: Proceedings of IEEE International Solid-State Circuits Conference (ISSCC), 2018","DOI":"10.1109\/ISSCC.2018.8310397"},{"key":"3800_CR42","doi-asserted-by":"publisher","first-page":"915","DOI":"10.1109\/JSSC.2016.2642198","volume":"52","author":"J Zhang","year":"2017","unstructured":"Zhang J, Wang Z, Verma N. In-memory computation of a machine-learning classifier in a standard 6T SRAM array. IEEE J Solid-State Cir, 2017, 52: 915\u2013924","journal-title":"IEEE J Solid-State Cir"},{"key":"3800_CR43","doi-asserted-by":"crossref","unstructured":"Khwa W S, Chen J J, Li J F, et al. A 65nm 4Kb algorithm-dependent computing-in-memory SRAM unit-macro with 2.3ns and 55.8TOPS\/W fully parallel product-sum operation for binary DNN edge processors. In: Proceedings of IEEE International Solid-State Circuits Conference (ISSCC), 2018","DOI":"10.1109\/ISSCC.2018.8310401"},{"key":"3800_CR44","doi-asserted-by":"crossref","unstructured":"Si X, Chen J J, Tu Y N, et al. 24.5 A twin-8T SRAM computation-in-memory macro for multiple-bit CNN-based machine learning. In: Proceedings of IEEE International Solid-State Circuits Conference (ISSCC), 2019","DOI":"10.1109\/ISSCC.2019.8662392"},{"key":"3800_CR45","doi-asserted-by":"publisher","first-page":"536","DOI":"10.1109\/JETCAS.2022.3170595","volume":"12","author":"I Choi","year":"2022","unstructured":"Choi I, Choi E J, Yi D, et al. An SRAM-based hybrid computation-in-memory macro using current-reused differential CCO. IEEE J Emerg Sel Top Circ Syst, 2022, 12: 536\u2013546","journal-title":"IEEE J Emerg Sel Top Circ Syst"},{"key":"3800_CR46","doi-asserted-by":"crossref","unstructured":"Si X, Tu Y N, Huang W H, et al. 15.5 A 28nm 64Kb 6T SRAM computing-in-memory macro with 8b MAC operation for AI edge chips. In: Proceedings of IEEE International Solid-State Circuits Conference (ISSCC), 2020","DOI":"10.1109\/ISSCC19947.2020.9062995"},{"key":"3800_CR47","doi-asserted-by":"crossref","unstructured":"Su J W, Si X, Chou Y C, et al. 15.2 A 28nm 64Kb inference-training two-way transpose multibit 6T SRAM compute-in-memory macro for AI edge chips. In: Proceedings of IEEE International Solid-State Circuits Conference (ISSCC), 2020","DOI":"10.1109\/ISSCC19947.2020.9062949"},{"key":"3800_CR48","doi-asserted-by":"crossref","unstructured":"Xue C X, Huang T Y, Liu J S, et al. 15.4 A 22nm 2Mb ReRAM Compute-in-Memory Macro with 121-28TOPS\/W for Multibit MAC Computing for Tiny AI Edge Devices. In: Proceedings of IEEE International Solid-State Circuits Conference (ISSCC), 2020","DOI":"10.1109\/ISSCC19947.2020.9063078"},{"key":"3800_CR49","first-page":"1733","volume":"55","author":"S Yin","year":"2020","unstructured":"Yin S, Jiang Z, Seo J, et al. XNOR-SRAM: in-memory computing SRAM macro for binary\/ternary deep neural networks. IEEE J Solid-State Circ, 2020, 55: 1733\u20131743","journal-title":"IEEE J Solid-State Circ"},{"key":"3800_CR50","doi-asserted-by":"crossref","unstructured":"Wang Y, Zou Z, Zheng L. Design framework for SRAM-based computing-in-memory edge CNN accelerators. In: Proceedings of IEEE International Symposium on Circuits and Systems (ISCAS), 2021","DOI":"10.1109\/ISCAS51556.2021.9401746"},{"key":"3800_CR51","doi-asserted-by":"crossref","unstructured":"Xu T, Li S, Su F, et al. A current domain computing-in-memory SRAM macro with hybrid IAF-SAR ADC for signal margin enhancement. In: Proceedings of IEEE International Conference on Integrated Circuits, Technologies and Applications (ICTA), 2022. 119\u2013120","DOI":"10.1109\/ICTA56932.2022.9963070"},{"key":"3800_CR52","doi-asserted-by":"crossref","unstructured":"Yue J S, Feng X Y, He Y F, et al. 15.2 A 2.75-to-75.9TOPS\/W computing-in-memory NN processor supporting set-associate block-wise zero skipping and ping-pong CIM with simultaneous computation and weight updating. In: Proceedings of IEEE International Solid-State Circuits Conference (ISSCC), 2021","DOI":"10.1109\/ISSCC42613.2021.9365958"},{"key":"3800_CR53","doi-asserted-by":"crossref","unstructured":"Song J, Tang X, Luo H, et al. A calibration-free 15-level\/cell eDRAM computing-in-memory macro with 3T1C current-programmed dynamic-cascoded MLC achieving 233-to-304-TOPS\/W 4b MAC. In: Proceedings of IEEE Custom Integrated Circuits Conference (CICC), 2023","DOI":"10.1109\/CICC57935.2023.10121207"},{"key":"3800_CR54","doi-asserted-by":"publisher","unstructured":"Peng S Y, Liu I C, Wu Y H, et al. An SRAM-based reconfigurable cognitive computation matrix for sensor edge applications. IEEE J Solid State Circ, 2023. doi: https:\/\/doi.org\/10.1109\/JSSC.2023.3303910","DOI":"10.1109\/JSSC.2023.3303910"},{"key":"3800_CR55","first-page":"2262","volume":"68","author":"G Yin","year":"2021","unstructured":"Yin G, Cai Y, Wu J, et al. Enabling lower-power charge-domain nonvolatile in-memory computing with ferroelectric FETs. IEEE Trans Circ Syst, 2021, 68: 2262\u20132266","journal-title":"IEEE Trans Circ Syst"},{"key":"3800_CR56","doi-asserted-by":"crossref","unstructured":"Song J, Tang X, Luo H, et al. Spike-CIM: a 290TOPS\/W spike-encoding sparsity-adaptive computing-in-memory macro with differential charge-domain integrate-and-fire. In: Proceedings of IEEE Asian Solid-State Circuits Conference (A-SSCC), 2022","DOI":"10.1109\/A-SSCC56115.2022.9980797"},{"key":"3800_CR57","doi-asserted-by":"crossref","unstructured":"Gonugondla S K, Kang M, Shanbhag N. A 42pJ\/decision 3.12TOPS\/W robust in-memory machine learning classifier with on-chip training. In: Proceedings of IEEE International Solid-State Circuits Conference (ISSCC), 2018","DOI":"10.1109\/ISSCC.2018.8310398"},{"key":"3800_CR58","doi-asserted-by":"crossref","unstructured":"Valavi H, Ramadge P J, Nestler E, et al. A mixed-signal binarized convolutional-neural-network accelerator integrating dense weight storage and multiplication for reduced data movement. In: Proceedings of IEEE Symposium on VLSI Circuits, 2018","DOI":"10.1109\/VLSIC.2018.8502421"},{"key":"3800_CR59","doi-asserted-by":"publisher","first-page":"131","DOI":"10.1109\/LSSC.2019.2934831","volume":"2","author":"Z W Jiang","year":"2019","unstructured":"Jiang Z W, Yin S H, Seo J S, et al. C3SRAM: in-memory-computing SRAM macro based on capacitive-coupling computing. IEEE Solid-State Circ Lett, 2019, 2: 131\u2013134","journal-title":"IEEE Solid-State Circ Lett"},{"key":"3800_CR60","doi-asserted-by":"crossref","unstructured":"Kim H, Chen Q, Kim B. A 16K SRAM-based mixed-signal in-memory computing macro featuring voltage-mode accumulator and row-by-row ADC. In: Proceedings of IEEE Asian Solid-State Circuits Conference (A-SSCC), 2019","DOI":"10.1109\/A-SSCC47793.2019.9056926"},{"key":"3800_CR61","doi-asserted-by":"publisher","first-page":"1789","DOI":"10.1109\/JSSC.2019.2899730","volume":"54","author":"H Valavi","year":"2019","unstructured":"Valavi H, Ramadge P J, Nestler E, et al. A 64-tile 2.4-Mb in-memory-computing CNN accelerator employing charge-domain compute. IEEE J Solid-State Circ, 2019, 54: 1789\u20131799","journal-title":"IEEE J Solid-State Circ"},{"key":"3800_CR62","doi-asserted-by":"crossref","unstructured":"Dong Q, Sinangil M E, Erbagci B, et al. 15.3 A 351TOPS\/W and 372.4GOPS compute-in-memory SRAM macro in 7nm FinFET CMOS for machine-learning applications. In: Proceedings of IEEE International Solid-State Circuits Conference (ISSCC), 2020","DOI":"10.1109\/ISSCC19947.2020.9062985"},{"key":"3800_CR63","doi-asserted-by":"crossref","unstructured":"Chen Z Y, Chen X, Gu J. 15.3 A 65nm 3T dynamic analog RAM-based computing-in-memory macro and CNN accelerator with retention enhancement, adaptive analog sparsity and 44TOPS\/W system energy efficiency. In: Proceedings of IEEE International Solid-State Circuits Conference (ISSCC), 2021","DOI":"10.1109\/ISSCC42613.2021.9366045"},{"key":"3800_CR64","doi-asserted-by":"publisher","first-page":"1924","DOI":"10.1109\/JSSC.2021.3056447","volume":"56","author":"Z Y Chen","year":"2021","unstructured":"Chen Z Y, Yu Z H, Jin Q, et al. CAP-RAM: a charge-domain in-memory computing 6T-SRAM for accurate and precision-programmable CNN inference. IEEE J Solid-State Circ, 2021, 56: 1924\u20131935","journal-title":"IEEE J Solid-State Circ"},{"key":"3800_CR65","doi-asserted-by":"crossref","unstructured":"Jia H Y, Ozatay M, Tang Y Q, et al. 15.1 A programmable neural-network inference accelerator based on scalable in-memory computing. In: Proceedings of IEEE International Solid-State Circuits Conference (ISSCC), 2021","DOI":"10.1109\/ISSCC42613.2021.9365788"},{"key":"3800_CR66","first-page":"3305","volume":"68","author":"E Lee","year":"2021","unstructured":"Lee E, Han T, Seo D, et al. A charge-domain scalable-weight in-memory computing macro with dual-SRAM architecture for precision-scalable DNN accelerators. IEEE Trans Circ Syst I, 2021, 68: 3305\u20133316","journal-title":"IEEE Trans Circ Syst I"},{"key":"3800_CR67","doi-asserted-by":"crossref","unstructured":"Lee J, Valavi H, Tang Y, et al. Fully row\/column-parallel in-memory computing SRAM macro employing capacitor-based mixed-signal computation with 5-b inputs. In: Proceedings of Symposium on VLSI Technology, 2021","DOI":"10.23919\/VLSICircuits52068.2021.9492444"},{"key":"3800_CR68","doi-asserted-by":"crossref","unstructured":"Song J H, Wang Y, Tang X Y, et al. A 16Kb transpose 6T SRAM in-memory-computing macro based on robust charge-domain computing. In: Proceedings of IEEE International Solid-State Circuits Conference (ISSCC), 2021","DOI":"10.1109\/A-SSCC53895.2021.9634747"},{"key":"3800_CR69","doi-asserted-by":"crossref","unstructured":"Su J W, Chou Y C, Liu R, et al. 16.3 A 28nm 384kb 6T-SRAM computation-in-memory macro with 8b precision for AI edge chips. In: Proceedings of IEEE International Solid-State Circuits Conference (ISSCC), 2021","DOI":"10.1109\/ISSCC42613.2021.9365984"},{"key":"3800_CR70","doi-asserted-by":"crossref","unstructured":"Bharti P K, Jain S, Pillai K R, et al. Compute-in-memory using 6T SRAM for a wide variety of workloads. In: Proceedings of IEEE International Symposium on Circuits and Systems (ISCAS), 2022","DOI":"10.1109\/ISCAS48785.2022.9937781"},{"key":"3800_CR71","doi-asserted-by":"crossref","unstructured":"Chih Y D, Lee P H, Fujiwara H, et al. 16.4 An 89TOPS\/W and 16.3TOPS\/mm2 all-digital SRAM-based full-precision compute-in memory macro in 22nm for machine-learning edge applications. In: Proceedings of IEEE International Solid-State Circuits Conference (ISSCC), 2021","DOI":"10.1109\/ISSCC42613.2021.9365766"},{"key":"3800_CR72","doi-asserted-by":"crossref","unstructured":"Yan B, Hsu J L, Yu P C, et al. A 1.041-Mb\/mm2 27.38-TOPS\/W signed-INT8 dynamic-logic-based ADC-less SRAM compute-in-memory macro in 28nm with reconfigurable bitwise operation for AI and embedded applications. In: Proceedings of IEEE International Solid-State Circuits Conference (ISSCC), 2022","DOI":"10.1109\/ISSCC42614.2022.9731545"},{"key":"3800_CR73","doi-asserted-by":"publisher","first-page":"3021","DOI":"10.1109\/JSSC.2021.3095232","volume":"56","author":"J X Yang","year":"2021","unstructured":"Yang J X, Kong Y Y, Zhang Z, et al. TIMAQ: a time-domain computing-in-memory-based processor using predictable decomposed convolution for arbitrary quantized DNNs. IEEE J Solid-State Circ, 2021, 56: 3021\u20133038","journal-title":"IEEE J Solid-State Circ"},{"key":"3800_CR74","doi-asserted-by":"crossref","unstructured":"Wang B, Xue C, Feng Z Y, et al. A 28nm horizontal-weight-shift and vertical-feature-shift-based separate-WL 6T-SRAM computation-in-memory unit-macro for edge depthwise neural-networks. In: Proceedings of IEEE International Solid-State Circuits Conference (ISSCC), 2023","DOI":"10.1109\/ISSCC42615.2023.10067526"},{"key":"3800_CR75","doi-asserted-by":"crossref","unstructured":"Hsieh S, Wei C, Xue C, et al. 7.6 A 70.85-86.27TOPS\/W PVT-insensitive 8b word-wise ACIM with post-processing relaxation. In: Proceedings of IEEE International Solid-State Circuits Conference (ISSCC), 2023","DOI":"10.1109\/ISSCC42615.2023.10067335"},{"key":"3800_CR76","doi-asserted-by":"publisher","first-page":"1487","DOI":"10.1109\/JSSC.2022.3224363","volume":"58","author":"C Y Yao","year":"2023","unstructured":"Yao C Y, Wu T Y, Liang H C, et al. A fully bit-flexible computation in memory macro using multi-functional computing bit cell and embedded input sparsity sensing. IEEE J Solid-State Circ, 2023, 58: 1487\u20131495","journal-title":"IEEE J Solid-State Circ"},{"key":"3800_CR77","doi-asserted-by":"crossref","unstructured":"Guo A, Si X, Chen X, et al. A 28nm 64-kb 31.6-TFLOPS\/W digital-domain floating-point- computing-unit and double-bit 6T-SRAM computing-in-memory macro for floating-point CNNs. In: Proceedings of IEEE International Solid-State Circuits Conference (ISSCC), 2023","DOI":"10.1109\/ISSCC42615.2023.10067260"},{"key":"3800_CR78","doi-asserted-by":"crossref","unstructured":"Chen P Y, Wu M, Zhao W T, et al. 7.8 A 22nm delta-sigma computing-in-memory (delta sigma CIM) SRAM macro with near-zero-mean outputs and LSB-first ADCs achieving 21.38TOPS\/W for 8b-MAC edge AI processing. In: Proceedings of IEEE International Solid-State Circuits Conference (ISSCC), 2023","DOI":"10.1109\/ISSCC42615.2023.10067289"},{"key":"3800_CR79","doi-asserted-by":"crossref","unstructured":"Wang H C, Liu R Z, Dorrance R, et al. A 32.2 TOPS\/W SRAM compute-in-memory macro employing a linear 8-bit C-2C ladder for charge domain computation in 22nm for edge inference. In: Proceedings of IEEE Symposium on VLSI Technology and Circuits, 2022","DOI":"10.1109\/VLSITechnologyandCir46769.2022.9830322"},{"key":"3800_CR80","doi-asserted-by":"crossref","unstructured":"Park J S, Jang J W, Lee H, et al. 9.5 A 6K-MAC feature-map-sparsity-aware neural processing unit in 5nm flagship mobile SoC. In: Proceedings of IEEE International Solid-State Circuits Conference (ISSCC), 2021","DOI":"10.1109\/ISSCC42613.2021.9365928"},{"key":"3800_CR81","doi-asserted-by":"crossref","unstructured":"Yue Z H, Wang Y, Wang H Z, et al. 7.7 CV-CIM: a 28nm XOR-derived similarity-aware computation-in-memory for cost-volume construction. In: Proceedings of IEEE International Solid-State Circuits Conference (ISSCC), 2023","DOI":"10.1109\/ISSCC42615.2023.10067720"},{"key":"3800_CR82","doi-asserted-by":"publisher","first-page":"79","DOI":"10.1109\/JSSC.2020.3036341","volume":"56","author":"P Vivet","year":"2021","unstructured":"Vivet P, Guthmuller E, Thonnart Y, et al. IntAct: a 96-core processor with six chiplets 3D-stacked on an active interposer with distributed interconnects and integrated power management. IEEE J Solid-State Circ, 2021, 56: 79\u201397","journal-title":"IEEE J Solid-State Circ"},{"key":"3800_CR83","doi-asserted-by":"crossref","unstructured":"Gomes W, Koker A, Stover P, et al. Ponte Vecchio: a multi-tile 3D stacked processor for exascale computing. In: Proceedings of IEEE International Solid-State Circuits Conference (ISSCC), 2022","DOI":"10.1109\/ISSCC42614.2022.9731673"},{"key":"3800_CR84","doi-asserted-by":"crossref","unstructured":"Tu F B, Wang Y Q, Wu Z H, et al. A 28nm 29.2TFLOPS\/W BF16 and 36.5TOPS\/W INT8 reconfigurable digital CIM processor with unified FP\/INT pipeline and bitwise in-memory booth multiplication for cloud deep learning acceleration. In: Proceedings of IEEE International Solid-State Circuits Conference (ISSCC), 2022","DOI":"10.1109\/ISSCC42614.2022.9731762"}],"container-title":["Science China Information Sciences"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11432-023-3800-9.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s11432-023-3800-9\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11432-023-3800-9.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,11,18]],"date-time":"2024-11-18T21:27:00Z","timestamp":1731965220000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s11432-023-3800-9"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,9,21]]},"references-count":84,"journal-issue":{"issue":"10","published-print":{"date-parts":[[2023,11]]}},"alternative-id":["3800"],"URL":"https:\/\/doi.org\/10.1007\/s11432-023-3800-9","relation":{},"ISSN":["1674-733X","1869-1919"],"issn-type":[{"value":"1674-733X","type":"print"},{"value":"1869-1919","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,9,21]]},"assertion":[{"value":"23 April 2023","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"6 June 2023","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"9 June 2023","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"21 September 2023","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}],"article-number":"200403"}}