{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,18]],"date-time":"2026-07-18T13:53:13Z","timestamp":1784382793373,"version":"3.55.0"},"reference-count":113,"publisher":"Springer Science and Business Media LLC","issue":"10","license":[{"start":{"date-parts":[[2024,7,19]],"date-time":"2024-07-19T00:00:00Z","timestamp":1721347200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2024,7,19]],"date-time":"2024-07-19T00:00:00Z","timestamp":1721347200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Sci. China Inf. Sci."],"published-print":{"date-parts":[[2024,10]]},"DOI":"10.1007\/s11432-023-3926-8","type":"journal-article","created":{"date-parts":[[2024,7,26]],"date-time":"2024-07-26T17:02:01Z","timestamp":1722013321000},"update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":21,"title":["Review of chiplet-based design: system architecture and interconnection"],"prefix":"10.1007","volume":"67","author":[{"given":"Yafei","family":"Liu","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Xiangyu","family":"Li","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Shouyi","family":"Yin","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"297","published-online":{"date-parts":[[2024,7,19]]},"reference":[{"key":"3926_CR1","doi-asserted-by":"publisher","first-page":"48","DOI":"10.1145\/3282307","volume":"62","author":"J L Hennessy","year":"2019","unstructured":"Hennessy J L, Patterson D A. A new golden age for computer architecture. Commun ACM, 2019, 62: 48\u201360","journal-title":"Commun ACM"},{"key":"3926_CR2","doi-asserted-by":"publisher","first-page":"201401","DOI":"10.1007\/s11432-021-3235-7","volume":"64","author":"Y Hao","year":"2021","unstructured":"Hao Y, Xiang S Y, Han G Q, et al. Recent progress of integrated circuits and optoelectronic chips. Sci China Inf Sci, 2021, 64: 201401","journal-title":"Sci China Inf Sci"},{"key":"3926_CR3","doi-asserted-by":"crossref","unstructured":"Naffziger S, Beck N, Burd T, et al. Pioneering chiplet technology and design for the AMD EPYC\u2122 and Ryzen\u2122 processor families: industrial product. In: Proceedings of the ACM\/IEEE 48th Annual International Symposium on Computer Architecture (ISCA), 2021. 57\u201370","DOI":"10.1109\/ISCA52012.2021.00014"},{"key":"3926_CR4","unstructured":"EPS I. Chiplet definition-IEEE electronics packaging society. https:\/\/eps.ieee.org\/technology\/definitions.html"},{"key":"3926_CR5","unstructured":"Nagisetty R. The Path to a Chiplet Ecosystem. Technical Report, ODSA Workshop, 2019"},{"key":"3926_CR6","doi-asserted-by":"crossref","unstructured":"Loh G H, Naffziger S, Lepak K. Understanding chiplets today to anticipate future integration opportunities and limits. In: Proceedings of the Design, Automation & Test in Europe Conference & Exhibition (DATE), 2021. 142\u2013145","DOI":"10.23919\/DATE51398.2021.9474021"},{"key":"3926_CR7","doi-asserted-by":"crossref","unstructured":"Feng Y X, Ma K S. Chiplet actuary: a quantitative cost model and multi-chiplet architecture exploration. In: Proceedings of the 59th ACM\/IEEE Design Automation Conference, 2022. 121\u2013126","DOI":"10.1145\/3489517.3530428"},{"key":"3926_CR8","doi-asserted-by":"publisher","first-page":"45","DOI":"10.1109\/MM.2020.2974217","volume":"40","author":"D Suggs","year":"2020","unstructured":"Suggs D, Subramony M, Bouvier D. The AMD \u201cZen 2\u201d processor. IEEE Micro, 2020, 40: 45\u201352","journal-title":"IEEE Micro"},{"key":"3926_CR9","doi-asserted-by":"crossref","unstructured":"Beck N, White S, Paraschou M, et al. \u201cZeppelin\u201d: an SoC for multichip architectures. In: Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC), 2018. 40\u201342","DOI":"10.1109\/ISSCC.2018.8310173"},{"key":"3926_CR10","doi-asserted-by":"crossref","unstructured":"Naffziger S, Lepak K, Paraschou M, et al. 2.2 AMD chiplet architecture for high-performance server and desktop products. In: Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC), 2020. 44\u201345","DOI":"10.1109\/ISSCC19947.2020.9063103"},{"key":"3926_CR11","doi-asserted-by":"crossref","unstructured":"Nassif N, Munch A O, Molnar C L, et al. Sapphire rapids: the next-generation Intel Xeon scalable processor. In: Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC), 2022. 44\u201346","DOI":"10.1109\/ISSCC42614.2022.9731107"},{"key":"3926_CR12","doi-asserted-by":"publisher","first-page":"956","DOI":"10.1109\/JSSC.2019.2960207","volume":"55","author":"M S Lin","year":"2020","unstructured":"Lin M S, Huang T C, Tsai C C, et al. A 7-nm 4-GHz arm1-core-based CoWoS1 chiplet design for high-performance computing. IEEE J Solid-State Circ, 2020, 55: 956\u2013966","journal-title":"IEEE J Solid-State Circ"},{"key":"3926_CR13","first-page":"413","volume-title":"Chiplet Heterogeneous Integration","author":"J H Lau","year":"2021","unstructured":"Lau J H. Chiplet Heterogeneous Integration. Singapore: Springer Singapore, 2021. 413\u2013439"},{"key":"3926_CR14","doi-asserted-by":"publisher","first-page":"670","DOI":"10.3390\/electronics9040670","volume":"9","author":"T Li","year":"2020","unstructured":"Li T, Hou J, Yan J L, et al. Chiplet heterogeneous integration technology-status and challenges. Electronics, 2020, 9: 670","journal-title":"Electronics"},{"key":"3926_CR15","first-page":"1","volume":"39","author":"J Jiang","year":"2022","unstructured":"Jiang J, Wang Q, He G, et al. Research and prospect on chiplet technology. Microelectron Comput, 2022, 39: 1\u20136","journal-title":"Microelectron Comput"},{"key":"3926_CR16","doi-asserted-by":"publisher","first-page":"43","DOI":"10.1007\/s42514-022-00093-0","volume":"4","author":"X H Ma","year":"2022","unstructured":"Ma X H, Wang Y, Wang Y J, et al. Survey on chiplets: interface, interconnect and integration methodology. CCF Trans HPC, 2022, 4: 43\u201352","journal-title":"CCF Trans HPC"},{"key":"3926_CR17","doi-asserted-by":"publisher","first-page":"205","DOI":"10.3390\/mi13020205","volume":"13","author":"G B Shan","year":"2022","unstructured":"Shan G B, Zheng Y W, Xing C Y, et al. Architecture of computing system based on chiplet. Micromachines, 2022, 13: 205","journal-title":"Micromachines"},{"key":"3926_CR18","doi-asserted-by":"publisher","first-page":"228","DOI":"10.1109\/TCPMT.2022.3144461","volume":"12","author":"J H Lau","year":"2022","unstructured":"Lau J H. Recent advances and trends in advanced packaging. IEEE Trans Compon Packag Manufact Technol, 2022, 12: 228\u2013252","journal-title":"IEEE Trans Compon Packag Manufact Technol"},{"key":"3926_CR19","unstructured":"EPS I. Heterogeneous integration roadmap-IEEE electronics packaging society. https:\/\/eps.ieee.org\/hir"},{"key":"3926_CR20","doi-asserted-by":"crossref","unstructured":"Lau J H. State-of-the-art of advanced packaging. In: Proceedings of the Chiplet Design and Heterogeneous Integration Packaging, 2023. 1\u201399","DOI":"10.1007\/978-981-19-9917-8_1"},{"key":"3926_CR21","doi-asserted-by":"crossref","unstructured":"Stow D, Akgun I, Barnes R, et al. Cost analysis and cost-driven IP reuse methodology for SoC design based on 2.5D\/3D integration. In: Proceedings of the 35th International Conference on Computer-Aided Design, 2016. 1\u20136","DOI":"10.1145\/2966986.2980095"},{"key":"3926_CR22","doi-asserted-by":"crossref","unstructured":"Kim J, Murali G, Park H, et al. Architecture, chip, and package co-design flow for 2.5D IC design enabling heterogeneous IP reuse. In: Proceedings of the 56th Annual Design Automation Conference 2019, 2019. 1\u20136","DOI":"10.1145\/3316781.3317775"},{"key":"3926_CR23","doi-asserted-by":"crossref","unstructured":"Yin J M, Lin Z F, Kayiran O, et al. Modular routing design for chiplet-based systems. In: Proceedings of the ACM\/IEEE 45th Annual International Symposium on Computer Architecture (ISCA), 2018. 726\u2013738","DOI":"10.1109\/ISCA.2018.00066"},{"key":"3926_CR24","doi-asserted-by":"crossref","unstructured":"Taheri E, Pasricha S, Nikdast M. DeFT: a deadlock-free and fault-tolerant routing algorithm for 2.5D chiplet networks. In: Proceedings of the Design, Automation & Test in Europe Conference & Exhibition (DATE), 2022. 1047\u20131052","DOI":"10.23919\/DATE54114.2022.9774617"},{"key":"3926_CR25","doi-asserted-by":"crossref","unstructured":"Chen W C, Hu C, Ting K C, et al. Wafer level integration of an advanced logic-memory system through 2nd generation CoWoS\u00aetechnology. In: Proceedings of the Symposium on VLSI Technology, 2017. 54\u201355","DOI":"10.23919\/VLSIT.2017.7998198"},{"key":"3926_CR26","doi-asserted-by":"crossref","unstructured":"Wuu J, Agarwal R, Ciraula M, et al. 3D V-cache: the implementation of a hybrid-bonded 64 MB stacked cache for a 7 nm x86-64 CPU. In: Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC), 2022, 65: 428\u2013429","DOI":"10.1109\/ISSCC42614.2022.9731565"},{"key":"3926_CR27","doi-asserted-by":"crossref","unstructured":"Gomes W, Khushu S, Ingerly D B, et al. 8.1 Lakefield and mobility compute: a 3D stacked 10 nm and 22 FFL hybrid processor system in 12\u00d712 mm2, 1 mm package-on-package. In: Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC), 2020. 144\u2013146","DOI":"10.1109\/ISSCC19947.2020.9062957"},{"key":"3926_CR28","doi-asserted-by":"crossref","unstructured":"Ingerly D B, Enamul K, Gomes W, et al. Foveros: 3D integration and the use of face-to-face chip stacking for logic devices. In: Proceedings of the IEEE International Electron Devices Meeting (IEDM), 2019","DOI":"10.1109\/IEDM19573.2019.8993637"},{"key":"3926_CR29","doi-asserted-by":"crossref","unstructured":"Drucker K, Jani D, Agarwal I, et al. The open domain-specific architecture. In: Proceedings of the IEEE Symposium on High-Performance Interconnects (HOTI), 2020. 25\u201332","DOI":"10.1109\/HOTI51249.2020.00019"},{"key":"3926_CR30","doi-asserted-by":"publisher","first-page":"160401","DOI":"10.1007\/s11432-020-3219-6","volume":"64","author":"X H Qian","year":"2021","unstructured":"Qian X H. Graph processing and machine learning architectures with emerging memory technologies: a survey. Sci China Inf Sci, 2021, 64: 160401","journal-title":"Sci China Inf Sci"},{"key":"3926_CR31","doi-asserted-by":"publisher","first-page":"160404","DOI":"10.1007\/s11432-020-3227-1","volume":"64","author":"X Q Zou","year":"2021","unstructured":"Zou X Q, Xu S, Chen X M, et al. Breaking the von Neumann bottleneck: architecture-level processing-in-memory technology. Sci China Inf Sci, 2021, 64: 160404","journal-title":"Sci China Inf Sci"},{"key":"3926_CR32","doi-asserted-by":"publisher","first-page":"142401","DOI":"10.1007\/s11432-021-3472-9","volume":"66","author":"Y L Zhao","year":"2023","unstructured":"Zhao Y L, Yang J L, Li B, et al. NAND-SPIN-based processing-in-MRAM architecture for convolutional neural network acceleration. Sci China Inf Sci, 2023, 66: 142401","journal-title":"Sci China Inf Sci"},{"key":"3926_CR33","doi-asserted-by":"publisher","first-page":"182404","DOI":"10.1007\/s11432-022-3627-8","volume":"66","author":"J J An","year":"2023","unstructured":"An J J, Wang L F, Ye W, et al. Design memristor-based computing-in-memory for AI accelerators considering the interplay between devices, circuits, and system. Sci China Inf Sci, 2023, 66: 182404","journal-title":"Sci China Inf Sci"},{"key":"3926_CR34","doi-asserted-by":"crossref","unstructured":"Lee H J, Mahajan R, Sheikh F, et al. Multi-die integration using advanced packaging technologies. In: Proceedings of the IEEE Custom Integrated Circuits Conference (CICC), 2020. 1\u20137","DOI":"10.1109\/CICC48029.2020.9075901"},{"key":"3926_CR35","doi-asserted-by":"crossref","unstructured":"Kurd N, Chowdhury M, Burton E, et al. 5.9 Haswell: a family of IA 22nm processors. In: Proceedings of the IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2014. 112\u2013113","DOI":"10.1109\/ISSCC.2014.6757361"},{"key":"3926_CR36","doi-asserted-by":"crossref","unstructured":"Hamzaoglu F, Arslan U, Bisnik N, et al. 13.1 A 1 Gb 2 GHz embedded DRAM in 22 nm tri-gate CMOS technology. In: Proceedings of the IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2014. 230\u2013231","DOI":"10.1109\/ISSCC.2014.6757412"},{"key":"3926_CR37","doi-asserted-by":"publisher","first-page":"6","DOI":"10.1109\/MM.2014.10","volume":"34","author":"P Hammarlund","year":"2014","unstructured":"Hammarlund P, Martinez A J, Bajwa A A, et al. Haswell: the 4th-generation Intel core processor. IEEE Micro, 2014, 34: 6\u201320","journal-title":"IEEE Micro"},{"key":"3926_CR38","doi-asserted-by":"crossref","unstructured":"Macri J. AMD\u2019s next generation GPU and high bandwidth memory architecture: fury. In: Proceedings of the IEEE Hot Chips 27 Symposium (HCS), 2015. 1\u201326","DOI":"10.1109\/HOTCHIPS.2015.7477461"},{"key":"3926_CR39","doi-asserted-by":"publisher","first-page":"191","DOI":"10.1109\/JSSC.2014.2360379","volume":"50","author":"D U Lee","year":"2015","unstructured":"Lee D U, Kim K W, Kim K W, et al. A 1.2 V 8 Gb 8-Channel 128 GB\/s high-bandwidth memory (HBM) stacked DRAM with effective I\/O test circuits. IEEE J Solid-State Circ, 2015, 50: 191\u2013203","journal-title":"IEEE J Solid-State Circ"},{"key":"3926_CR40","doi-asserted-by":"crossref","unstructured":"Lee C C, Hung C, Cheung C, et al. An overview of the development of a GPU with integrated HBM on silicon interposer. In: Proceedings of the IEEE 66th Electronic Components and Technology Conference (ECTC), 2016. 1439\u20131444","DOI":"10.1109\/ECTC.2016.348"},{"key":"3926_CR41","doi-asserted-by":"crossref","unstructured":"Liao H, Tu J J, Xia J, et al. DaVinci: a scalable architecture for neural network computing. In: Proceedings of the IEEE Hot Chips 31 Symposium (HCS), 2019. 1\u201344","DOI":"10.1109\/HOTCHIPS.2019.8875654"},{"key":"3926_CR42","doi-asserted-by":"crossref","unstructured":"Kim S, Kim S, Cho K, et al. Processing-in-memory in high bandwidth memory (PIM-HBM) architecture with energy-efficient and low latency channels for high bandwidth system. In: Proceedings of the IEEE 28th Conference on Electrical Performance of Electronic Packaging and Systems (EPEPS), 2019. 1\u20133","DOI":"10.1109\/EPEPS47316.2019.193209"},{"key":"3926_CR43","doi-asserted-by":"crossref","unstructured":"Viswanath R, Chandrasekhar A, Srinivasan S, et al. Heterogeneous SoC integration with EMIB. In: Proceedings of the IEEE Electrical Design of Advanced Packaging and Systems Symposium (EDAPS), 2018. 1\u20133","DOI":"10.1109\/EDAPS.2018.8680869"},{"key":"3926_CR44","unstructured":"J. Finnegan, Viljoen N. Fourth generation architecture for smartNICs. In: Proceedings of the SmartNICs Summit, 2022"},{"key":"3926_CR45","unstructured":"Sheffield D. IvyTown Xeon+FPGA: the HARP program. In: Proceedings of the International Symposium on Computer Architecture (ISCA), 2016"},{"key":"3926_CR46","doi-asserted-by":"crossref","unstructured":"Hwang R, Kim T, Kwon Y, et al. Centaur: a chiplet-based, hybrid sparse-dense accelerator for personalized recommendations. In: Proceedings of the ACM\/IEEE 47th Annual International Symposium on Computer Architecture (ISCA), 2020. 968\u2013981","DOI":"10.1109\/ISCA45697.2020.00083"},{"key":"3926_CR47","doi-asserted-by":"crossref","unstructured":"Kannan A, Jerger N E, Loh G H. Enabling interposer-based disintegration of multi-core processors. In: Proceedings of the 48th International Symposium on Microarchitecture, 2015. 546\u2013558","DOI":"10.1145\/2830772.2830808"},{"key":"3926_CR48","doi-asserted-by":"publisher","first-page":"133","DOI":"10.1109\/JSSC.2018.2873584","volume":"54","author":"T Burd","year":"2019","unstructured":"Burd T, Beck N, White S, et al. \u201cZeppelin\u201d: an SoC for multichip architectures. IEEE J Solid-State Circ, 2019, 54: 133\u2013143","journal-title":"IEEE J Solid-State Circ"},{"key":"3926_CR49","doi-asserted-by":"crossref","unstructured":"Huang P K, Lu C Y, Wei W H, et al. Wafer level system integration of the fifth generation CoWoS\u00ae-s with high performance Si interposer at 2500 mm2. In: Proceedings of the IEEE 71st Electronic Components and Technology Conference (ECTC), 2021. 101\u2013104","DOI":"10.1109\/ECTC32696.2021.00028"},{"key":"3926_CR50","doi-asserted-by":"publisher","first-page":"78","DOI":"10.1109\/MM.2022.3169245","volume":"42","author":"M Mattioli","year":"2022","unstructured":"Mattioli M. Meet the fam1ly. IEEE Micro, 2022, 42: 78\u201384","journal-title":"IEEE Micro"},{"key":"3926_CR51","doi-asserted-by":"crossref","unstructured":"Biswas A. Sapphire rapids. In: Proceedings of the IEEE Hot Chips 33 Symposium (HCS), Palo Alto, 2021. 1\u201322","DOI":"10.1109\/HCS52781.2021.9566865"},{"key":"3926_CR52","doi-asserted-by":"crossref","unstructured":"Mahajan R, Sankman R, Patel N, et al. Embedded multi-die interconnect bridge (EMIB)\u2013a high density, high bandwidth packaging interconnect. In: Proceedings of the IEEE 66th Electronic Components and Technology Conference (ECTC), 2016. 557\u2013565","DOI":"10.1109\/ECTC.2016.201"},{"key":"3926_CR53","unstructured":"Mekkat V, Holey A, Yew P C, et al. Managing shared last-level cache in a heterogeneous multicore processor. In: Proceedings of the 22nd International Conference on Parallel Architectures and Compilation Techniques, 2013. 225\u2013234"},{"key":"3926_CR54","doi-asserted-by":"publisher","first-page":"40","DOI":"10.1145\/2508834.2513149","volume":"11","author":"C Lameter","year":"2013","unstructured":"Lameter C. NUMA (non-uniform memory access): an overview. Queue, 2013, 11: 40\u201351","journal-title":"Queue"},{"key":"3926_CR55","unstructured":"Asanovi\u0107 K, Avizienis R, Bachrach J, et al. The Rocket chip generator. Technical Report UCB\/EECS-2016-17, 2016"},{"key":"3926_CR56","unstructured":"Ishii A, Foley D, Anderson E, et al. Nvswitch and Dgx-2 Nvlink-switching chip and scale-up compute server. In: Proceedings of the Hot Chips, 2018"},{"key":"3926_CR57","doi-asserted-by":"crossref","unstructured":"Ishii A, Wells R. The nvlink-network switch: Nvidia\u2019s switch chip for high communication-bandwidth superpods. In: Proceedings of the IEEE Hot Chips 34 Symposium (HCS), 2022. 1\u201323","DOI":"10.1109\/HCS55958.2022.9895480"},{"key":"3926_CR58","doi-asserted-by":"publisher","first-page":"79","DOI":"10.1109\/JSSC.2020.3036341","volume":"56","author":"P Vivet","year":"2021","unstructured":"Vivet P, Guthmuller E, Thonnart Y, et al. IntAct: a 96-Core processor with 6 chiplets 3D-Stacked on an active interposer with distributed interconnects and integrated power management. IEEE J Solid-State Circ, 2021, 56: 79\u201397","journal-title":"IEEE J Solid-State Circ"},{"key":"3926_CR59","doi-asserted-by":"crossref","unstructured":"Gomes W, Morgan S, Phelps B, et al. Meteor lake and Arrow lake Intel next-gen 3D client architecture platform with Foveros. In: Proceedings of the IEEE Hot Chips 34 Symposium (HCS), 2022. 1\u201340","DOI":"10.1109\/HCS55958.2022.9895532"},{"key":"3926_CR60","doi-asserted-by":"crossref","unstructured":"Ilderem V, Pellerano S, Tschanz J, et al. Innovations for intelligent edge. In: Proceedings of the 48th European Solid State Circuits Conference (ESSCIRC), 2022. 41\u201344","DOI":"10.1109\/ESSCIRC55480.2022.9911499"},{"key":"3926_CR61","doi-asserted-by":"crossref","unstructured":"Blythe D. Xehpc ponte vecchio. In: Proceedings of the IEEE Hot Chips 33 Symposium (HCS), Palo Alto, 2021. 1\u201334","DOI":"10.1109\/HCS52781.2021.9567038"},{"key":"3926_CR62","doi-asserted-by":"crossref","unstructured":"Gomes W, Koker A, Stover P, et al. Ponte vecchio: a multi-tile 3D stacked processor for exascale computing. In: Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC), 2022. 42\u201344","DOI":"10.1109\/ISSCC42614.2022.9731673"},{"key":"3926_CR63","doi-asserted-by":"crossref","unstructured":"Gianos C. Architecting for flexibility and value with next gen Intel\u00ae Xeon\u00ae processors. In: Proceedings of the IEEE Hot Chips 35 Symposium (HCS), 2023. 1\u201315","DOI":"10.1109\/HCS59251.2023.10254694"},{"key":"3926_CR64","doi-asserted-by":"publisher","first-page":"81","DOI":"10.1109\/MDAT.2023.3302809","volume":"41","author":"R Munoz","year":"2024","unstructured":"Munoz R. Furthering Moore\u2019s law integration benefits in the chiplet era. IEEE Design Test, 2024, 41: 81\u201390","journal-title":"IEEE Design Test"},{"key":"3926_CR65","doi-asserted-by":"crossref","unstructured":"Ehrett P, Austin T, Bertacco V. Chopin: composing cost-effective custom chips with algorithmic chiplets. In: Proceedings of the 39th International Conference on Computer Design (ICCD), 2021. 395\u2013399","DOI":"10.1109\/ICCD53106.2021.00069"},{"key":"3926_CR66","doi-asserted-by":"crossref","unstructured":"Zimmer B, Venkatesan R, Shao Y S, et al. A 0.11 pJ\/Op, 0.32\u2013128 TOPS, scalable multi-chip-module-based deep neural network accelerator with ground-reference signaling in 16 nm. In: Proceedings of the Symposium on VLSI Circuits, 2019. 300\u2013301","DOI":"10.23919\/VLSIC.2019.8778056"},{"key":"3926_CR67","doi-asserted-by":"publisher","first-page":"920","DOI":"10.1109\/JSSC.2019.2960488","volume":"55","author":"B Zimmer","year":"2020","unstructured":"Zimmer B, Venkatesan R, Shao Y S, et al. A 0.32\u2013128 TOPS, scalable multi-chip-module-based deep neural network inference accelerator with ground-referenced signaling in 16 nm. IEEE J Solid-State Circ, 2020, 55: 920\u2013932","journal-title":"IEEE J Solid-State Circ"},{"key":"3926_CR68","doi-asserted-by":"publisher","first-page":"142403","DOI":"10.1007\/s11432-021-3510-6","volume":"66","author":"J Pei","year":"2023","unstructured":"Pei J, Deng L, Ma C, et al. Multi-grained system integration for hybrid-paradigm brain-inspired computing. Sci China Inf Sci, 2023, 66: 142403","journal-title":"Sci China Inf Sci"},{"key":"3926_CR69","doi-asserted-by":"crossref","unstructured":"Shao Y S, Clemons J, Venkatesan R, et al. SIMBA: scaling deep-learning inference with multi-chip-module-based architecture. In: Proceedings of the 52nd Annual IEEE\/ACM International Symposium on Microarchitecture, 2019. 14\u201327","DOI":"10.1145\/3352460.3358302"},{"key":"3926_CR70","series-title":"Dissertation for Ph.D. Degree","volume-title":"Off-chip bandwidth for multicore processors: managing the next big wall","author":"B Ahsan","year":"2010","unstructured":"Ahsan B. Off-chip bandwidth for multicore processors: managing the next big wall. Dissertation for Ph.D. Degree. New York: The City University of New York, 2010"},{"key":"3926_CR71","doi-asserted-by":"crossref","unstructured":"Jang H, Kim J, Gratz P, et al. Bandwidth-efficient on-chip interconnect designs for GPGPUs. In: Proceedings of the 52nd Annual Design Automation Conference, 2015","DOI":"10.1145\/2744769.2744803"},{"key":"3926_CR72","doi-asserted-by":"crossref","unstructured":"Park M J, Cho H S, Yun T S, et al. A 192 Gb 12-high 896 GB\/s HBM3 DRAM with a TSV auto-calibration scheme and machine-learning-based layout optimization. In: Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC), 2022. 444\u2013446","DOI":"10.1109\/ISSCC42614.2022.9731562"},{"key":"3926_CR73","doi-asserted-by":"crossref","unstructured":"Imani M, Gupta S, Kim Y, et al. Floatpim: in-memory acceleration of deep neural network training with high precision. In: Proceedings of the 46th International Symposium on Computer Architecture, 2019. 802\u2013815","DOI":"10.1145\/3307650.3322237"},{"key":"3926_CR74","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/3476999","volume":"20","author":"G Krishnan","year":"2021","unstructured":"Krishnan G, Mandal S K, Pannala M, et al. SIAM: chiplet-based scalable in-memory acceleration with mesh for deep neural networks. ACM Trans Embed Comput Syst, 2021, 20: 1\u201324","journal-title":"ACM Trans Embed Comput Syst"},{"key":"3926_CR75","doi-asserted-by":"crossref","unstructured":"Dou C M, Chen W H, Xue C X, et al. Nonvolatile circuits-devices interaction for memory, logic and artificial intelligence. In: Proceedings of the IEEE Symposium on VLSI Technology, 2018. 171\u2013172","DOI":"10.1109\/VLSIT.2018.8510627"},{"key":"3926_CR76","doi-asserted-by":"crossref","unstructured":"Zheng H, Wang K, Louri A. A versatile and flexible chiplet-based system design for heterogeneous manycore architectures. In: Proceedings of the 57th ACM\/IEEE Design Automation Conference (DAC), 2020. 1\u20136","DOI":"10.1109\/DAC18072.2020.9218654"},{"key":"3926_CR77","doi-asserted-by":"crossref","unstructured":"Jouppi N P, HyunYoon D, Ashcraft M, et al. Ten lessons from three generations shaped Google\u2019s TPUv4i: industrial product. In: Proceedings of the ACM\/IEEE 48th Annual International Symposium on Computer Architecture (ISCA), 2021. 1\u201314","DOI":"10.1109\/ISCA52012.2021.00010"},{"key":"3926_CR78","doi-asserted-by":"crossref","unstructured":"Burd T, Li W, Pistole J, et al. Zen3: the AMD 2nd-generation 7 nm x86-64 microprocessor core. In: Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC), 2022. 1\u20133","DOI":"10.1109\/ISSCC42614.2022.9731678"},{"key":"3926_CR79","doi-asserted-by":"publisher","first-page":"7","DOI":"10.1109\/MM.2022.3152788","volume":"42","author":"M Evers","year":"2022","unstructured":"Evers M, Barnes L, Clark M. The AMD next-generation \u201cZen 3\u201d core. IEEE Micro, 2022, 42: 7\u201312","journal-title":"IEEE Micro"},{"key":"3926_CR80","doi-asserted-by":"crossref","unstructured":"Loh G H. 3D-stacked memory architectures for multi-core processors. In: Proceedings of the International Symposium on Computer Architecture, 2008. 453\u2013464","DOI":"10.1109\/ISCA.2008.15"},{"key":"3926_CR81","doi-asserted-by":"crossref","unstructured":"Huang C H, Thakkar I G. Improving the latency-area tradeoffs for DRAM design with coarse-grained monolithic 3D (M3D) integration. In: Proceedings of the IEEE 38th International Conference on Computer Design (ICCD), 2020. 417\u2013420","DOI":"10.1109\/ICCD50377.2020.00076"},{"key":"3926_CR82","doi-asserted-by":"crossref","unstructured":"Park J, Lee B, Lee H, et al. Wafer to wafer hybrid bonding for DRAM applications. In: Proceedings of the IEEE 72nd Electronic Components and Technology Conference (ECTC), 2022. 126\u2013129","DOI":"10.1109\/ECTC51906.2022.00030"},{"key":"3926_CR83","doi-asserted-by":"publisher","first-page":"1423","DOI":"10.1109\/TCPMT.2022.3207195","volume":"12","author":"D Das Sharma","year":"2022","unstructured":"Das Sharma D, Pasdast G, Qian Z, et al. Universal chiplet interconnect express (UCIe): an open industry standard for innovations with chiplets at package level. IEEE Trans Compon Packag Manufact Technol, 2022, 12: 1423\u20131431","journal-title":"IEEE Trans Compon Packag Manufact Technol"},{"key":"3926_CR84","doi-asserted-by":"publisher","first-page":"76","DOI":"10.1109\/MM.2023.3235770","volume":"43","author":"D D Sharma","year":"2023","unstructured":"Sharma D D. System on a package innovations with universal chiplet interconnect express (UCIe) interconnect. IEEE Micro, 2023, 43: 76\u201385","journal-title":"IEEE Micro"},{"key":"3926_CR85","doi-asserted-by":"crossref","unstructured":"Li F P, Wang Y, Cheng Y Q, et al. GIA: a reusable general interposer architecture for agile chiplet integration. In: Proceedings of the 41st IEEE\/ACM International Conference on Computer-Aided Design, 2022. 1\u20139","DOI":"10.1145\/3508352.3549464"},{"key":"3926_CR86","doi-asserted-by":"crossref","unstructured":"ChanMok M P, Chan C H, ShuiChow W C, et al. Chiplet-based system-on-chip for edge artificial intelligence. In: Proceedings of the 5th IEEE Electron Devices Technology & Manufacturing Conference (EDTM), 2021. 1\u20133","DOI":"10.1109\/EDTM50988.2021.9421028"},{"key":"3926_CR87","doi-asserted-by":"publisher","first-page":"000027","DOI":"10.4071\/2380-4505-2019.1.000027","volume":"2019","author":"J Nasrullah","year":"2019","unstructured":"Nasrullah J, Luo Z Q, Taylor G. Designing software configurable chips and SIPs using chiplets and zGlue. Int Symp MicroElectron, 2019, 2019: 000027","journal-title":"Int Symp MicroElectron"},{"key":"3926_CR88","doi-asserted-by":"publisher","first-page":"2148","DOI":"10.1109\/TCPMT.2021.3113664","volume":"11","author":"J Kim","year":"2021","unstructured":"Kim J, Chekuri V C K, Rahman N M, et al. Chiplet\/interposer co-design for power delivery network optimization in heterogeneous 2.5-D ICs. IEEE Trans Compon Packag Manufact Technol, 2021, 11: 2148\u20132157","journal-title":"IEEE Trans Compon Packag Manufact Technol"},{"key":"3926_CR89","doi-asserted-by":"crossref","unstructured":"Kabir M A, Petranovic D, Peng Y R. Coupling extraction and optimization for heterogeneous 2.5D chiplet-package co-design. In: Proceedings of the 39th International Conference on Computer-Aided Design, 2020. 1\u20138","DOI":"10.1145\/3400302.3415718"},{"key":"3926_CR90","doi-asserted-by":"crossref","unstructured":"Kabir M A, Peng Y. Chiplet-package co-design for 2.5D systems using standard ASIC CAD tools. In: Proceedings of the 25th Asia and South Pacific Design Automation Conference (ASP-DAC), 2020. 351\u2013356","DOI":"10.1109\/ASP-DAC47756.2020.9045734"},{"key":"3926_CR91","series-title":"Synthesis Lectures on Computer Architecture","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-031-01755-1","volume-title":"On-Chip Networks","author":"N E Jerger","year":"2017","unstructured":"Jerger N E, Krishna T, Peh L S. On-Chip Networks. Synthesis Lectures on Computer Architecture. Cham: Springer International Publishing, 2017"},{"key":"3926_CR92","doi-asserted-by":"crossref","unstructured":"Marty M R, Hill M D, Coherence ordering for ring-based chip multiprocessors. In: Proceedings of the 39th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO\u201906), 2006. 309\u2013320","DOI":"10.1109\/MICRO.2006.14"},{"key":"3926_CR93","doi-asserted-by":"publisher","first-page":"2424","DOI":"10.1109\/TVLSI.2020.3015494","volume":"28","author":"J Kim","year":"2020","unstructured":"Kim J, Murali G, Park H, et al. Architecture, chip, and package codesign flow for interposer-based 2.5-D chiplet integration enabling heterogeneous IP reuse. IEEE Trans VLSI Syst, 2020, 28: 2424\u20132437","journal-title":"IEEE Trans VLSI Syst"},{"key":"3926_CR94","doi-asserted-by":"publisher","first-page":"757","DOI":"10.1109\/JSSC.2011.2108121","volume":"46","author":"P Salihundam","year":"2011","unstructured":"Salihundam P, Jain S, Jacob T, et al. A 2 Tb\/s 6\u00d74 mesh network for a single-chip cloud computer with DVFS in 45 nm CMOS. IEEE J Solid-State Circ, 2011, 46: 757\u2013766","journal-title":"IEEE J Solid-State Circ"},{"key":"3926_CR95","doi-asserted-by":"crossref","unstructured":"Coskun A, Eris F, Joshi A, et al. A cross-layer methodology for design and optimization of networks in 2.5D systems. In: Proceedings of the International Conference on Computer-Aided Design, 2018. 1\u20138","DOI":"10.1145\/3240765.3240768"},{"key":"3926_CR96","doi-asserted-by":"crossref","unstructured":"Jerger N E, Kannan A, Li Z M, et al. NoC architectures for silicon interposer systems: why pay for more wires when you can get them (from your interposer) for free? In: Proceedings of the 47th Annual IEEE\/ACM International Symposium on Microarchitecture, 2014. 458\u2013470","DOI":"10.1109\/MICRO.2014.61"},{"key":"3926_CR97","doi-asserted-by":"crossref","unstructured":"Bharadwaj S, Yin J M, Beckmann B, et al. Kite: a family of heterogeneous interposer topologies enabled via accurate interconnect modeling. In: Proceedings of the 57th ACM\/IEEE Design Automation Conference (DAC), 2020. 1\u20136","DOI":"10.1109\/DAC18072.2020.9218539"},{"key":"3926_CR98","doi-asserted-by":"crossref","unstructured":"Shabani H, Guo X C. Cluscross: a new topology for silicon interposer-based network-on-chip. In: Proceedings of the 13th IEEE\/ACM International Symposium on Networks-on-Chip, 2019. 1\u20138","DOI":"10.1145\/3313231.3352363"},{"key":"3926_CR99","doi-asserted-by":"crossref","unstructured":"Stow D, Xie Y, Siddiqua T, et al. Cost-effective design of scalable high-performance systems using active and passive interposers. In: Proceedings of the IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), 2017. 728\u2013735","DOI":"10.1109\/ICCAD.2017.8203849"},{"key":"3926_CR100","doi-asserted-by":"crossref","unstructured":"Ehrett P, Austin T, Bertacco V. Sipterposer: a fault-tolerant substrate for flexible system-in-package design. In: Proceedings of the Design, Automation & Test in Europe Conference & Exhibition (DATE), 2019. 510\u2013515","DOI":"10.23919\/DATE.2019.8714998"},{"key":"3926_CR101","doi-asserted-by":"crossref","unstructured":"Tan C, Karunaratne M, Mitra T, et al. Stitch: fusible heterogeneous accelerators enmeshed with many-core architecture for wearables. In: Proceedings of the ACM\/IEEE 45th Annual International Symposium on Computer Architecture (ISCA), 2018. 575\u2013587","DOI":"10.1109\/ISCA.2018.00054"},{"key":"3926_CR102","doi-asserted-by":"crossref","unstructured":"Goyal V, Wang X W, Bertacco V, et al. Neksus: an interconnect for heterogeneous system-in-package architectures. In: Proceedings of the IEEE International Parallel and Distributed Processing Symposium (IPDPS), 2020. 12\u201321","DOI":"10.1109\/IPDPS47924.2020.00012"},{"key":"3926_CR103","doi-asserted-by":"crossref","unstructured":"Glass C J, Ni L M. The turn model for adaptive routing. In: Proceedings of the 19th Annual International Symposium on Computer Architecture, 1992. 278\u2013287","DOI":"10.1109\/ISCA.1992.753324"},{"key":"3926_CR104","doi-asserted-by":"publisher","first-page":"99","DOI":"10.1109\/MDAT.2022.3203005","volume":"39","author":"C X Chen","year":"2022","unstructured":"Chen C X, Yin J M, Peng Y R, et al. Design challenges of intrachiplet and interchiplet interconnection. IEEE Des Test, 2022, 39: 99\u2013109","journal-title":"IEEE Des Test"},{"key":"3926_CR105","volume-title":"Interconnection Networks","author":"J Duato","year":"2003","unstructured":"Duato J, Yalamanchili S, Ni L. Interconnection Networks. New York: Morgan Kaufmann, 2003"},{"key":"3926_CR106","doi-asserted-by":"publisher","first-page":"1928","DOI":"10.1109\/TC.2020.3029682","volume":"70","author":"P Majumder","year":"2021","unstructured":"Majumder P, Kim S, Huang J, et al. Remote control: a simple deadlock avoidance scheme for modular systems-on-chip. IEEE Trans Comput, 2021, 70: 1928\u20131941","journal-title":"IEEE Trans Comput"},{"key":"3926_CR107","doi-asserted-by":"crossref","unstructured":"Wu Y B, Wang L, Wang X H, et al. Upward packet popup for deadlock freedom in modular chiplet-based systems. In: Proceedings of the IEEE International Symposium on High-Performance Computer Architecture (HPCA), 2022. 986\u20131000","DOI":"10.1109\/HPCA53966.2022.00076"},{"key":"3926_CR108","doi-asserted-by":"publisher","first-page":"138","DOI":"10.1016\/j.micpro.2017.03.005","volume":"50","author":"K Berestizshevsky","year":"2017","unstructured":"Berestizshevsky K, Even G, Fais Y, et al. SDNoC: software defined network on a chip. Microprocess MicroSyst, 2017, 50: 138\u2013153","journal-title":"Microprocess MicroSyst"},{"key":"3926_CR109","doi-asserted-by":"crossref","unstructured":"Liu C, Wang W, Wang Z Y. A configurable, programmable and software-defined network on chip. In: Proceedings of the IEEE Workshop on Advanced Research and Technology in Industry Applications (WARTIA), 2014. 813\u2013816","DOI":"10.1109\/WARTIA.2014.6976396"},{"key":"3926_CR110","doi-asserted-by":"crossref","unstructured":"Ruaro M, Medina H M, Amory A M, et al. Software-defined networking architecture for NoC-based many-cores. In: Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS), 2018. 1\u20135","DOI":"10.1109\/ISCAS.2018.8351830"},{"key":"3926_CR111","doi-asserted-by":"crossref","unstructured":"Ellinidou S, Sharma G, Kontogiannis S, et al. MicroLET: a new SDNoC-based communication protocol for chiplet-based systems. In: Proceedings of the 22nd Euromicro Conference on Digital System Design (DSD), 2019. 61\u201368","DOI":"10.1109\/DSD.2019.00019"},{"key":"3926_CR112","doi-asserted-by":"crossref","unstructured":"Pano V, Kuttappa R, Taskin B. 3D NoCs with active interposer for multi-die systems. In: Proceedings of the 13th IEEE\/ACM International Symposium on Networks-on-Chip, 2019. 1\u20138","DOI":"10.1145\/3313231.3352380"},{"key":"3926_CR113","doi-asserted-by":"publisher","first-page":"5183","DOI":"10.1109\/TCAD.2020.2970019","volume":"39","author":"A Coskun","year":"2020","unstructured":"Coskun A, Eris F, Joshi A, et al. Cross-layer co-optimization of network design and chiplet placement in 2.5-D systems. IEEE Trans Comput-Aided Des Integr Circ Syst, 2020, 39: 5183\u20135196","journal-title":"IEEE Trans Comput-Aided Des Integr Circ Syst"}],"container-title":["Science China Information Sciences"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11432-023-3926-8.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s11432-023-3926-8\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11432-023-3926-8.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,11,19]],"date-time":"2025-11-19T20:24:06Z","timestamp":1763583846000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s11432-023-3926-8"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,7,19]]},"references-count":113,"journal-issue":{"issue":"10","published-print":{"date-parts":[[2024,10]]}},"alternative-id":["3926"],"URL":"https:\/\/doi.org\/10.1007\/s11432-023-3926-8","relation":{},"ISSN":["1674-733X","1869-1919"],"issn-type":[{"value":"1674-733X","type":"print"},{"value":"1869-1919","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,7,19]]},"assertion":[{"value":"24 June 2023","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"28 September 2023","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"26 December 2023","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"19 July 2024","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}],"article-number":"200401"}}