{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,23]],"date-time":"2026-04-23T15:00:50Z","timestamp":1776956450401,"version":"3.51.4"},"reference-count":46,"publisher":"Springer Science and Business Media LLC","issue":"12","license":[{"start":{"date-parts":[[2024,12,1]],"date-time":"2024-12-01T00:00:00Z","timestamp":1733011200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2024,12,1]],"date-time":"2024-12-01T00:00:00Z","timestamp":1733011200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Sci. China Inf. Sci."],"published-print":{"date-parts":[[2024,12]]},"DOI":"10.1007\/s11432-023-3963-7","type":"journal-article","created":{"date-parts":[[2024,12,18]],"date-time":"2024-12-18T00:08:15Z","timestamp":1734480495000},"update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":4,"title":["An efficient binary programming method for black-box optimization and its application in processor design"],"prefix":"10.1007","volume":"67","author":[{"given":"Xiaoliang","family":"Lv","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Qiaozhu","family":"Zhai","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jianchen","family":"Hu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yuhang","family":"Zhu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jinhui","family":"Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiaohong","family":"Guan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2024,12,13]]},"reference":[{"key":"3963_CR1","doi-asserted-by":"publisher","first-page":"012101","DOI":"10.1007\/s11432-015-5431-6","volume":"59","author":"W W Hu","year":"2016","unstructured":"Hu W W, Zhang Y F, Fu J. An introduction to CPU and DSP design in China. Sci China Inf Sci, 2016, 59: 012101","journal-title":"Sci China Inf Sci"},{"key":"3963_CR2","volume-title":"Embedded System Design: A Unified Hardware\/Software Introduction","author":"F Vahid","year":"2023","unstructured":"Vahid F, Givargis T. Embedded System Design: A Unified Hardware\/Software Introduction. Hoboken: John Wiley & Sons, 2023"},{"key":"3963_CR3","doi-asserted-by":"publisher","first-page":"59","DOI":"10.1109\/2.982917","volume":"35","author":"T Austin","year":"2002","unstructured":"Austin T, Larson E, Ernst D. SimpleScalar: an infrastructure for computer system modeling. Computer, 2002, 35: 59\u201367","journal-title":"Computer"},{"key":"3963_CR4","doi-asserted-by":"publisher","first-page":"68","DOI":"10.1109\/2.982918","volume":"35","author":"J Emer","year":"2002","unstructured":"Emer J, Ahuja P, Borch E, et al. Asim: a performance model framework. Computer, 2002, 35: 68\u201376","journal-title":"Computer"},{"key":"3963_CR5","doi-asserted-by":"publisher","first-page":"52","DOI":"10.1109\/MM.2006.82","volume":"26","author":"N L Binkert","year":"2006","unstructured":"Binkert N L, Dreslinski R G, Hsu L R, et al. The M5 simulator: modeling networked systems. IEEE Micro, 2006, 26: 52\u201360","journal-title":"IEEE Micro"},{"key":"3963_CR6","doi-asserted-by":"publisher","first-page":"92","DOI":"10.1145\/1105734.1105747","volume":"33","author":"M M K Martin","year":"2005","unstructured":"Martin M M K, Sorin D J, Beckmann B M, et al. Multifacet\u2019s general execution-driven multiprocessor simulator (GEMS) toolset. SIGARCH Comput Archit News, 2005, 33: 92\u201399","journal-title":"SIGARCH Comput Archit News"},{"key":"3963_CR7","doi-asserted-by":"publisher","first-page":"1269","DOI":"10.1613\/jair.1.13643","volume":"74","author":"A I Cowen-Rivers","year":"2022","unstructured":"Cowen-Rivers A I, Lyu W, Tutunov R, et al. HEBO: an empirical study of assumptions in Bayesian optimisation. J Artif Intell Res, 2022, 74: 1269\u20131349","journal-title":"J Artif Intell Res"},{"key":"3963_CR8","doi-asserted-by":"publisher","first-page":"118660","DOI":"10.1016\/j.eswa.2022.118660","volume":"211","author":"H Peng","year":"2023","unstructured":"Peng H, Xu Z, Qian J, et al. Evolutionary constrained optimization with hybrid constraint-handling technique. Expert Syst Appl, 2023, 211: 118660","journal-title":"Expert Syst Appl"},{"key":"3963_CR9","doi-asserted-by":"publisher","first-page":"107653","DOI":"10.1016\/j.knosys.2021.107653","volume":"235","author":"K Qiao","year":"2022","unstructured":"Qiao K, Liang J, Yu K, et al. Self-adaptive resources allocation-based differential evolution for constrained evolutionary optimization. Knowl-Based Syst, 2022, 235: 107653","journal-title":"Knowl-Based Syst"},{"key":"3963_CR10","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1007\/978-3-031-01727-8","volume":"5","author":"L Eeckhout","year":"2010","unstructured":"Eeckhout L. Computer architecture performance evaluation methods. Synthesis Lect Comput Archit, 2010, 5: 1\u2013145","journal-title":"Synthesis Lect Comput Archit"},{"key":"3963_CR11","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/1534909.1534910","volume":"27","author":"S Eyerman","year":"2009","unstructured":"Eyerman S, Eeckhout L, Karkhanis T, et al. A mechanistic performance model for superscalar out-of-order processors. ACM Trans Comput Syst, 2009, 27: 1\u201337","journal-title":"ACM Trans Comput Syst"},{"key":"3963_CR12","first-page":"3537","volume":"65","author":"S Van den Steen","year":"2016","unstructured":"Van den Steen S, Eyerman S, de Pestel S, et al. Analytical processor performance and power modeling using microarchitecture independent characteristics. IEEE Trans Comput, 2016, 65: 3537\u20133551","journal-title":"IEEE Trans Comput"},{"key":"3963_CR13","first-page":"99","volume-title":"Proceedings of the 12th International Symposium on High-Performance Computer Architecture (HPCA)","author":"P J Joseph","year":"2006","unstructured":"Joseph P J, Vaswani K, Thazhuthaveetil M J. Construction and use of linear regression models for processor performance analysis. In: Proceedings of the 12th International Symposium on High-Performance Computer Architecture (HPCA), 2006. 99\u2013108"},{"key":"3963_CR14","first-page":"2","volume-title":"Proceedings of the International Conference on Parallel Architectures and Compilation Techniques","author":"P Michaud","year":"1999","unstructured":"Michaud P, Seznec A, Jourdan S. Exploring instruction-fetch bandwidth requirement in wide-issue superscalar processors. In: Proceedings of the International Conference on Parallel Architectures and Compilation Techniques, 1999. 2\u201310"},{"key":"3963_CR15","doi-asserted-by":"publisher","first-page":"1405","DOI":"10.1109\/T-C.1972.223514","volume":"21","author":"E M Riseman","year":"1972","unstructured":"Riseman E M, Foster C C. The inhibition of potential parallelism by conditional jumps. IEEE Trans Comput, 1972, 21: 1405\u20131411","journal-title":"IEEE Trans Comput"},{"key":"3963_CR16","doi-asserted-by":"publisher","first-page":"185","DOI":"10.1145\/1168917.1168881","volume":"40","author":"B C Lee","year":"2006","unstructured":"Lee B C, Brooks D M. Accurate and efficient regression modeling for microarchitectural performance and power prediction. SIGOPS Oper Syst Rev, 2006, 40: 185\u2013194","journal-title":"SIGOPS Oper Syst Rev"},{"key":"3963_CR17","first-page":"262","volume-title":"Proceedings of the 40th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO)","author":"C Dubach","year":"2007","unstructured":"Dubach C, Jones T, O\u2019Boyle M. Microarchitectural design space exploration using an architecture-centric approach. In: Proceedings of the 40th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO), 2007. 262\u2013271"},{"key":"3963_CR18","first-page":"161","volume-title":"Proceedings of the 39th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO)","author":"P J Joseph","year":"2006","unstructured":"Joseph P J, Vaswani K, Thazhuthaveetil M J. A predictive performance model for superscalar processors. In: Proceedings of the 39th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO), 2006. 161\u2013170"},{"key":"3963_CR19","doi-asserted-by":"publisher","first-page":"195","DOI":"10.1145\/1168917.1168882","volume":"40","author":"E \u00cfpek","year":"2006","unstructured":"\u00cfpek E, McKee S A, Caruana R, et al. Efficiently exploring architectural design spaces via predictive modeling. SIGOPS Oper Syst Rev, 2006, 40: 195\u2013206","journal-title":"SIGOPS Oper Syst Rev"},{"key":"3963_CR20","doi-asserted-by":"publisher","first-page":"051402","DOI":"10.1115\/1.4044432","volume":"142","author":"Y Zhang","year":"2020","unstructured":"Zhang Y, Kim N H, Haftka R T. General-surrogate adaptive sampling using interquartile range for design space exploration. J Mech Des, 2020, 142: 051402","journal-title":"J Mech Des"},{"key":"3963_CR21","doi-asserted-by":"publisher","first-page":"7","DOI":"10.1145\/545214.545217","volume":"30","author":"A Hartstein","year":"2002","unstructured":"Hartstein A, Puzak T R. The optimum pipeline depth for a microprocessor. SIGARCH Comput Archit News, 2002, 30: 7\u201313","journal-title":"SIGARCH Comput Archit News"},{"key":"3963_CR22","doi-asserted-by":"publisher","first-page":"170204","DOI":"10.1007\/s11432-022-3791-8","volume":"66","author":"K P Zhang","year":"2023","unstructured":"Zhang K P, Xu L, Yi X L, et al. Predefined-time distributed multiobjective optimization for network resource allocation. Sci China Inf Sci, 2023, 66: 170204","journal-title":"Sci China Inf Sci"},{"key":"3963_CR23","doi-asserted-by":"publisher","first-page":"2102","DOI":"10.1109\/TCAD.2007.907066","volume":"26","author":"A Shrivastava","year":"2007","unstructured":"Shrivastava A, Sanghyun A P, Earlie E, et al. Automatic design space exploration of register bypasses in embedded processors. IEEE Trans Comput-Aided Des Integr Circ Syst, 2007, 26: 2102\u20132115","journal-title":"IEEE Trans Comput-Aided Des Integr Circ Syst"},{"key":"3963_CR24","doi-asserted-by":"publisher","first-page":"394","DOI":"10.1109\/TCAD.2015.2472007","volume":"35","author":"B Carrion Schafer","year":"2016","unstructured":"Carrion Schafer B. Probabilistic multiknob high-level synthesis design space exploration acceleration. IEEE Trans Comput-Aided Des Integr Circ Syst, 2016, 35: 394\u2013406","journal-title":"IEEE Trans Comput-Aided Des Integr Circ Syst"},{"key":"3963_CR25","first-page":"1","volume-title":"Proceedings of the IEEE\/ACM International Conference On Computer Aided Design (ICCAD)","author":"C Bai","year":"2021","unstructured":"Bai C, Sun Q, Zhai J, et al. BOOM-Explorer: RISC-V BOOM microarchitecture design space exploration framework. In: Proceedings of the IEEE\/ACM International Conference On Computer Aided Design (ICCAD), 2021. 1\u20139"},{"key":"3963_CR26","doi-asserted-by":"publisher","first-page":"402","DOI":"10.1145\/1250662.1250712","volume-title":"Proceedings of the 34th Annual International Symposium on Computer Architecture (ISCA)","author":"T S Karkhanis","year":"2007","unstructured":"Karkhanis T S, Smith J E. Automated design of application specific superscalar processors: an analytical approach. In: Proceedings of the 34th Annual International Symposium on Computer Architecture (ISCA), 2007. 402\u2013411"},{"key":"3963_CR27","first-page":"1","volume-title":"Proceedings of the 53rd Annual Design Automation Conference","author":"D Li","year":"2016","unstructured":"Li D, Yao S, Liu Y H, et al. Efficient design space exploration via statistical sampling and AdaBoost learning. In: Proceedings of the 53rd Annual Design Automation Conference, 2016. 1\u20136"},{"key":"3963_CR28","unstructured":"Li L, Jamieson K, DeSalvo G, et al. Hyperband: a novel bandit-based approach to hyperparameter optimization. 2017. ArXiv:1603.06560"},{"key":"3963_CR29","first-page":"2206","volume-title":"Proceedings of the International Conference on Artificial Intelligence and Statistics","author":"Y Liu","year":"2021","unstructured":"Liu Y, Wang Y, Singh A. Smooth bandit optimization: generalization to holder space. In: Proceedings of the International Conference on Artificial Intelligence and Statistics, 2021. 2206\u20132214"},{"key":"3963_CR30","unstructured":"Thaker P, Malu M, Rao N, et al. Maximizing and satisficing in multi-armed bandits with graph information. 2022. ArXiv:2108.01152"},{"key":"3963_CR31","first-page":"1954","volume":"65","author":"W Lyu","year":"2017","unstructured":"Lyu W, Xue P, Yang F, et al. An efficient Bayesian optimization approach for automated optimization of analog circuits. IEEE Trans Circ Syst I, 2017, 65: 1954\u20131967","journal-title":"IEEE Trans Circ Syst I"},{"key":"3963_CR32","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/TCAD.2021.3054811","volume":"41","author":"S Zhang","year":"2021","unstructured":"Zhang S, Yang F, Yan C, et al. An efficient batch-constrained Bayesian optimization approach for analog circuit synthesis via multiobjective acquisition ensemble. IEEE Trans Comput-Aided Des Integr Circ Syst, 2021, 41: 1\u201314","journal-title":"IEEE Trans Comput-Aided Des Integr Circ Syst"},{"key":"3963_CR33","doi-asserted-by":"publisher","first-page":"169","DOI":"10.1109\/TCAD.2013.2284109","volume":"33","author":"B Liu","year":"2014","unstructured":"Liu B, Zhao D, Reynaert P, et al. GASPAD: a general and efficient mm-wave integrated circuit synthesis method based on surrogate model assisted evolutionary algorithm. IEEE Trans Comput-Aided Des Integr Circ Syst, 2014, 33: 169\u2013182","journal-title":"IEEE Trans Comput-Aided Des Integr Circ Syst"},{"key":"3963_CR34","doi-asserted-by":"publisher","first-page":"531","DOI":"10.1109\/TCAD.2017.2729461","volume":"37","author":"Y Yang","year":"2017","unstructured":"Yang Y, Zhu H, Bi Z, et al. Smart-MSP: a self-adaptive multiple starting point optimization approach for analog circuit synthesis. IEEE Trans Comput-Aided Des Integr Circ Syst, 2017, 37: 531\u2013544","journal-title":"IEEE Trans Comput-Aided Des Integr Circ Syst"},{"key":"3963_CR35","doi-asserted-by":"publisher","first-page":"137","DOI":"10.1016\/j.vlsi.2008.04.003","volume":"42","author":"B Liu","year":"2009","unstructured":"Liu B, Wang Y, Yu Z, et al. Analog circuit optimization system based on hybrid evolutionary algorithms. Integration, 2009, 42: 137\u2013148","journal-title":"Integration"},{"key":"3963_CR36","doi-asserted-by":"publisher","first-page":"732","DOI":"10.1016\/j.aeue.2012.01.003","volume":"66","author":"R A Vural","year":"2012","unstructured":"Vural R A, Yildirim T. Analog circuit sizing via swarm intelligence. AEU Int J Electron Commun, 2012, 66: 732\u2013740","journal-title":"AEU Int J Electron Commun"},{"key":"3963_CR37","doi-asserted-by":"publisher","first-page":"703","DOI":"10.1109\/43.848091","volume":"19","author":"R Phelps","year":"2000","unstructured":"Phelps R, Krasnicki M, Rutenbar R A, et al. Anaconda: simulation-based synthesis of analog circuits via stochastic pattern search. IEEE Trans Comput-Aided Des Integr Circ Syst, 2000, 19: 703\u2013717","journal-title":"IEEE Trans Comput-Aided Des Integr Circ Syst"},{"key":"3963_CR38","unstructured":"Wu J, Frazier P. The parallel knowledge gradient method for batch Bayesian optimization. 2016. ArXiv:1606.04414"},{"key":"3963_CR39","volume-title":"Metrics optimization engine","author":"J Wang","year":"2014","unstructured":"Wang J, Clark S C, Liu E, et al. Metrics optimization engine. 2014. http:\/\/yelp.github.io\/MOE\/"},{"key":"3963_CR40","volume-title":"Spearmint","author":"J Snoek","year":"2015","unstructured":"Snoek J, Larochelle H. Spearmint. 2015. https:\/\/github.com\/HIPS\/Spearmint"},{"key":"3963_CR41","doi-asserted-by":"publisher","first-page":"61","DOI":"10.1007\/BF01797280","volume":"2","author":"Y C Ho","year":"1992","unstructured":"Ho Y C, Sreenivas R S, Vakili P. Ordinal optimization of DEDS. Discrete Event Dyn Syst, 1992, 2: 61\u201388","journal-title":"Discrete Event Dyn Syst"},{"key":"3963_CR42","series-title":"Technical Report","volume-title":"The Berkeley Out-of-order Machine (BOOM): an Industry-Competitive, Synthesizable, Parameterized Risc-V Processor","author":"C Celio","year":"2015","unstructured":"Celio C, Patterson D A, Asanovic K. The Berkeley Out-of-order Machine (BOOM): an Industry-Competitive, Synthesizable, Parameterized Risc-V Processor. Technical Report UCB\/EECS-2015-167, 2015"},{"key":"3963_CR43","doi-asserted-by":"publisher","first-page":"1127","DOI":"10.1360\/SSI-2020-0096","volume":"50","author":"D G Feng","year":"2020","unstructured":"Feng D G, Liu J B, Qin Y, et al. Trusted computing theory and technology in innovation-driven development (in Chinese). Sci Sin Inform, 2020, 50: 1127\u20131147","journal-title":"Sci Sin Inform"},{"key":"3963_CR44","first-page":"1463","volume-title":"Proceedings of the Design, Automation & Test in Europe Conference & Exhibition (DATE)","author":"S Zhang","year":"2019","unstructured":"Zhang S, Lyu W, Yang F, et al. Bayesian optimization approach for analog circuit synthesis using neural network. In: Proceedings of the Design, Automation & Test in Europe Conference & Exhibition (DATE), 2019. 1463\u20131468"},{"key":"3963_CR45","series-title":"Computational Intelligence Laboratory, Zhengzhou University, Zhengzhou China and Technical Report","volume-title":"Problem Definitions and Evaluation Criteria for the CEC 2014 Special Session and Competition on Single Objective Real-Parameter Numerical Optimization","author":"J J Liang","year":"2013","unstructured":"Liang J J, Qu B Y, Suganthan P N. Problem Definitions and Evaluation Criteria for the CEC 2014 Special Session and Competition on Single Objective Real-Parameter Numerical Optimization. Computational Intelligence Laboratory, Zhengzhou University, Zhengzhou China and Technical Report, Nanyang Technological University, Singapore, 2013"},{"key":"3963_CR46","first-page":"287","volume-title":"Proceedings of the 2nd Advanced Information Technology, Electronic and Automation Control Conference (IAEAC)","author":"X Qi","year":"2017","unstructured":"Qi X, Zhu S, Zhang H. A hybrid firefly algorithm. In: Proceedings of the 2nd Advanced Information Technology, Electronic and Automation Control Conference (IAEAC), 2017. 287\u2013291"}],"container-title":["Science China Information Sciences"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11432-023-3963-7.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s11432-023-3963-7","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11432-023-3963-7.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,1,19]],"date-time":"2026-01-19T22:02:55Z","timestamp":1768860175000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s11432-023-3963-7"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,12]]},"references-count":46,"journal-issue":{"issue":"12","published-print":{"date-parts":[[2024,12]]}},"alternative-id":["3963"],"URL":"https:\/\/doi.org\/10.1007\/s11432-023-3963-7","relation":{},"ISSN":["1674-733X","1869-1919"],"issn-type":[{"value":"1674-733X","type":"print"},{"value":"1869-1919","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,12]]},"assertion":[{"value":"1 August 2023","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"10 November 2023","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"21 February 2024","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"13 December 2024","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}],"article-number":"222102"}}