{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,20]],"date-time":"2026-01-20T11:13:31Z","timestamp":1768907611138,"version":"3.49.0"},"reference-count":42,"publisher":"Springer Science and Business Media LLC","issue":"12","license":[{"start":{"date-parts":[[2024,11,15]],"date-time":"2024-11-15T00:00:00Z","timestamp":1731628800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2024,11,15]],"date-time":"2024-11-15T00:00:00Z","timestamp":1731628800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Sci. China Inf. Sci."],"published-print":{"date-parts":[[2024,12]]},"DOI":"10.1007\/s11432-023-4019-4","type":"journal-article","created":{"date-parts":[[2024,11,19]],"date-time":"2024-11-19T20:57:45Z","timestamp":1732049865000},"update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["A 3D MCAM architecture based on flash memory enabling binary neural network computing for edge AI"],"prefix":"10.1007","volume":"67","author":[{"given":"Maoying","family":"Bai","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shuhao","family":"Wu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hai","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hua","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yang","family":"Feng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yueran","family":"Qi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chengcheng","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zheng","family":"Chai","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tai","family":"Min","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jixuan","family":"Wu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xuepeng","family":"Zhan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jiezhi","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2024,11,15]]},"reference":[{"key":"4019_CR1","doi-asserted-by":"publisher","first-page":"333","DOI":"10.1038\/s41928-018-0092-2","volume":"1","author":"D Ielmini","year":"2018","unstructured":"Ielmini D, Wong H S P. In-memory computing with resistive switching devices. Nat Electron, 2018, 1: 333\u2013343","journal-title":"Nat Electron"},{"key":"4019_CR2","doi-asserted-by":"publisher","first-page":"503002","DOI":"10.1088\/1361-6463\/aade3f","volume":"51","author":"Y Li","year":"2018","unstructured":"Li Y, Wang Z, Midya R, et al. Review of memristor devices in neuromorphic computing: materials sciences and device challenges. J Phys D-Appl Phys, 2018, 51: 503002","journal-title":"J Phys D-Appl Phys"},{"key":"4019_CR3","doi-asserted-by":"publisher","first-page":"22","DOI":"10.1038\/s41928-017-0006-8","volume":"1","author":"M A Zidan","year":"2018","unstructured":"Zidan M A, Strachan J P, Lu W D. The future of electronics based on memristive systems. Nat Electron, 2018, 1: 22\u201329","journal-title":"Nat Electron"},{"key":"4019_CR4","doi-asserted-by":"publisher","first-page":"49","DOI":"10.1038\/s42256-018-0001-4","volume":"1","author":"C Li","year":"2019","unstructured":"Li C, Wang Z, Rao M, et al. Long short-term memory networks in memristor crossbar arrays. Nat Mach Intell, 2019, 1: 49\u201357","journal-title":"Nat Mach Intell"},{"key":"4019_CR5","doi-asserted-by":"publisher","first-page":"529","DOI":"10.1038\/s41565-020-0655-z","volume":"15","author":"A Sebastian","year":"2020","unstructured":"Sebastian A, Le Gallo M, Khaddam-Aljameh R, et al. Memory devices and applications for in-memory computing. Nat Nanotechnol, 2020, 15: 529\u2013544","journal-title":"Nat Nanotechnol"},{"key":"4019_CR6","doi-asserted-by":"publisher","first-page":"222402","DOI":"10.1007\/s11432-022-3743-x","volume":"66","author":"Y Feng","year":"2023","unstructured":"Feng Y, Chen B, Tang M, et al. Near-threshold-voltage operation in flash-based high-precision computing-in-memory to implement Poisson image editing. Sci China Inf Sci, 2023, 66: 222402","journal-title":"Sci China Inf Sci"},{"key":"4019_CR7","doi-asserted-by":"publisher","first-page":"189405","DOI":"10.1007\/s11432-021-3330-8","volume":"65","author":"X Zhan","year":"2022","unstructured":"Zhan X, Chen J, Ji Z. Insights of VG-dependent threshold voltage fluctuations from dual-point random telegraph noise characterization in nanoscale transistors. Sci China Inf Sci, 2022, 65: 189405","journal-title":"Sci China Inf Sci"},{"key":"4019_CR8","doi-asserted-by":"publisher","first-page":"31","DOI":"10.1109\/MCAS.2021.3092533","volume":"21","author":"S Yu","year":"2021","unstructured":"Yu S, Jiang H, Huang S, et al. Compute-in-memory chips for deep learning: recent trends and prospects. IEEE Circ Syst Mag, 2021, 21: 31\u201356","journal-title":"IEEE Circ Syst Mag"},{"key":"4019_CR9","doi-asserted-by":"publisher","first-page":"1009","DOI":"10.1109\/JSSC.2016.2515510","volume":"51","author":"S Jeloka","year":"2016","unstructured":"Jeloka S, Akesh N B, Sylvester D, et al. A 28 nm configurable memory (TCAM\/BCAM\/SRAM) using push-rule 6T bit cell enabling logic-in-memory. IEEE J Solid-State Circ, 2016, 51: 1009\u20131021","journal-title":"IEEE J Solid-State Circ"},{"key":"4019_CR10","volume-title":"Proceedings of IEEE International Electron Devices Meeting (IEDM)","author":"H T Lue","year":"2019","unstructured":"Lue H T, Hsu P K, Wei M L, et al. Optimal design methods to transform 3D NAND flash into a high-density, high-bandwidth and low-power nonvolatile computing in memory (nvCIM) accelerator for deep-learning neural networks (DNN). In: Proceedings of IEEE International Electron Devices Meeting (IEDM), 2019"},{"key":"4019_CR11","doi-asserted-by":"publisher","first-page":"2329","DOI":"10.1109\/TED.2020.2987439","volume":"67","author":"Y Xiang","year":"2020","unstructured":"Xiang Y, Huang P, Han R, et al. Efficient and robust spike-driven deep convolutional neural networks based on NOR flash computing array. IEEE Trans Electron Dev, 2020, 67: 2329\u20132335","journal-title":"IEEE Trans Electron Dev"},{"key":"4019_CR12","first-page":"1692","volume":"66","author":"R Han","year":"2019","unstructured":"Han R, Huang P, Xiang Y, et al. A novel convolution computing paradigm based on NOR flash array with high computing speed and energy efficiency. IEEE Trans Circ Syst I, 2019, 66: 1692\u20131703","journal-title":"IEEE Trans Circ Syst I"},{"key":"4019_CR13","doi-asserted-by":"publisher","first-page":"055013","DOI":"10.1088\/1361-6641\/ac7d03","volume":"38","author":"B Kwak","year":"2023","unstructured":"Kwak B, Kim H, Kwon D. Ferroelectric-gate tunnel field-effect transistor one-transistor ternary contents addressable memory. Semicond Sci Technol, 2023, 38: 055013","journal-title":"Semicond Sci Technol"},{"key":"4019_CR14","first-page":"2016","volume":"70","author":"Y Chen","year":"2023","unstructured":"Chen Y, Mu J, Kim H, et al. BP-SCIM: a reconfigurable 8T SRAM macro for bit-parallel searching and computing in-memory. IEEE Trans Circ Syst I, 2023, 70: 2016\u20132027","journal-title":"IEEE Trans Circ Syst I"},{"key":"4019_CR15","doi-asserted-by":"publisher","first-page":"065009","DOI":"10.1088\/1674-4926\/30\/6\/065009","volume":"30","author":"Z Jianwei","year":"2009","unstructured":"Jianwei Z, Yizheng Y, Binda L, et al. A cascaded charge-sharing technique for an EDP-efficient match-line design in CAMs. J Semicond, 2009, 30: 065009","journal-title":"J Semicond"},{"key":"4019_CR16","doi-asserted-by":"publisher","first-page":"1450","DOI":"10.1109\/TCAD.2022.3204515","volume":"42","author":"C Zhuo","year":"2023","unstructured":"Zhuo C, Yang Z, Ni K, et al. Design of ultracompact content addressable memory exploiting 1T-1MTJ cell. IEEE Trans Comput-Aided Des Integr Circ Syst, 2023, 42: 1450\u20131462","journal-title":"IEEE Trans Comput-Aided Des Integr Circ Syst"},{"key":"4019_CR17","volume-title":"Proceedings of IEEE\/ACM International Symposium on Low Power Electronics and Design (ISLPED)","author":"A Kazemi","year":"2021","unstructured":"Kazemi A, Sahay S, Saxena A, et al. A flash-based multi-bit content-addressable memory with Euclidean squared distance. In: Proceedings of IEEE\/ACM International Symposium on Low Power Electronics and Design (ISLPED), 2021"},{"key":"4019_CR18","doi-asserted-by":"crossref","unstructured":"Rastegari M, Ordonez V, Redmon J, et al. XNOR-Net: ImageNet classification using binary convolutional neural networks. 2016. ArXiv:1603.05279","DOI":"10.1007\/978-3-319-46493-0_32"},{"key":"4019_CR19","unstructured":"Courbariaux M, Hubara I, Soudry D, et al. Binarized neural networks: training deep neural networks with weights and activations constrained to +1 or \u22121. 2016. ArXiv:1602.02830"},{"key":"4019_CR20","doi-asserted-by":"publisher","first-page":"49","DOI":"10.1016\/j.neunet.2018.01.010","volume":"100","author":"L Deng","year":"2018","unstructured":"Deng L, Jiao P, Pei J, et al. GXNOR-Net: training deep neural networks with ternary weights and activations without full-precision memory under a unified discretization framework. Neural Netw, 2018, 100: 49\u201358","journal-title":"Neural Netw"},{"key":"4019_CR21","first-page":"4172","volume":"66","author":"X Si","year":"2019","unstructured":"Si X, Chang M F, Khwa W S, et al. A dual-split 6T SRAM-based computing-in-memory unit-macro with fully parallel product-sum operation for binarized DNN edge processors. IEEE Trans Circ Syst I, 2019, 66: 4172\u20134185","journal-title":"IEEE Trans Circ Syst I"},{"key":"4019_CR22","first-page":"1733","volume":"55","author":"S Yin","year":"2020","unstructured":"Yin S, Jiang Z, Seo J S, et al. XNOR-SRAM: in-memory computing SRAM macro for binary\/ternary deep neural networks. IEEE J Solid-State Circ, 2020, 55: 1733\u20131743","journal-title":"IEEE J Solid-State Circ"},{"key":"4019_CR23","doi-asserted-by":"publisher","first-page":"1185","DOI":"10.1109\/TCAD.2022.3197499","volume":"42","author":"H Qiu","year":"2023","unstructured":"Qiu H, Ma H, Zhang Z, et al. RBNN: memory-efficient reconfigurable deep binary neural network with IP protection for Internet of Things. IEEE Trans Comput-Aided Des Integr Circ Syst, 2023, 42: 1185\u20131198","journal-title":"IEEE Trans Comput-Aided Des Integr Circ Syst"},{"key":"4019_CR24","doi-asserted-by":"publisher","first-page":"388","DOI":"10.1109\/JETCAS.2019.2909317","volume":"9","author":"Y Halawani","year":"2019","unstructured":"Halawani Y, Mohammad B, Abu Lebdeh M, et al. ReRAM-based in-memory computing for search engine and neural network applications. IEEE J Emerg Sel Top Circ Syst, 2019, 9: 388\u2013397","journal-title":"IEEE J Emerg Sel Top Circ Syst"},{"key":"4019_CR25","volume-title":"Proceedings of IEEE International Symposium on Circuits and Systems (ISCAS)","author":"Y Chen","year":"2020","unstructured":"Chen Y, Lu L, Kim B, et al. Reconfigurable 2T2R ReRAM with split word-lines for TCAM operation and in-memory computing. In: Proceedings of IEEE International Symposium on Circuits and Systems (ISCAS), 2020"},{"key":"4019_CR26","first-page":"373","volume-title":"Proceedings of the Great Lakes Symposium on VLSI","author":"A F Laguna","year":"2019","unstructured":"Laguna A F, Yin X, Reis D, et al. Ferroelectric FET based in-memory computing for few-shot learning. In: Proceedings of the Great Lakes Symposium on VLSI, 2019. 373\u2013378"},{"key":"4019_CR27","doi-asserted-by":"publisher","first-page":"4933","DOI":"10.1109\/TED.2021.3107497","volume":"68","author":"X Wang","year":"2021","unstructured":"Wang X, Wang L, Wang Y, et al. A 4T2R RRAM bit cell for highly parallel ternary content addressable memory. IEEE Trans Electron Dev, 2021, 68: 4933\u20134937","journal-title":"IEEE Trans Electron Dev"},{"key":"4019_CR28","volume-title":"Proceedings of International Conference on Control, Electronics, Renewable Energy and Communications (ICCEREC)","author":"C J Sagario","year":"2018","unstructured":"Sagario C J, Iii B Q, Jimenez K G, et al. Design of single poly flash memory cell with power reduction technique at program mode in 65nm CMOS process. In: Proceedings of International Conference on Control, Electronics, Renewable Energy and Communications (ICCEREC), 2018"},{"key":"4019_CR29","doi-asserted-by":"publisher","first-page":"461","DOI":"10.1109\/LED.2017.2675160","volume":"38","author":"D Resnati","year":"2017","unstructured":"Resnati D, Goda A, Nicosia G, et al. Temperature effects in NAND flash memories: a comparison between 2-D and 3-D arrays. IEEE Electron Device Lett, 2017, 38: 461\u2013464","journal-title":"IEEE Electron Device Lett"},{"key":"4019_CR30","first-page":"701","volume-title":"Proceedings of IEEE International Reliability Physics Symposium Proceedings","author":"W Lee","year":"2006","unstructured":"Lee W, Park C, Kim K. Temperature dependence of endurance characteristics in NOR flash memory cells. In: Proceedings of IEEE International Reliability Physics Symposium Proceedings, 2006. 701\u2013702"},{"key":"4019_CR31","first-page":"4535","volume":"69","author":"J Wang","year":"2022","unstructured":"Wang J, Bai Y, Wang H, et al. Reconfigurable bit-serial operation using toggle SOT-MRAM for high-performance computing in memory architecture. IEEE Trans Circ Syst I, 2022, 69: 4535\u20134545","journal-title":"IEEE Trans Circ Syst I"},{"key":"4019_CR32","first-page":"155","volume":"67","author":"M F Ali","year":"2020","unstructured":"Ali M F, Jaiswal A, Roy K. In-memory low-cost bit-serial addition using commodity DRAM technology. IEEE Trans Circ Syst I, 2020, 67: 155\u2013165","journal-title":"IEEE Trans Circ Syst I"},{"key":"4019_CR33","first-page":"433","volume-title":"Proceedings of the 2nd IEEE International Conference on Network Infrastructure and Digital Content","author":"H An","year":"2010","unstructured":"An H, Kim K, Jung S, et al. The threshold voltage fluctuation of one memory cell for the scaling-down NOR flash. In: Proceedings of the 2nd IEEE International Conference on Network Infrastructure and Digital Content, 2010. 433\u2013436"},{"key":"4019_CR34","doi-asserted-by":"publisher","first-page":"3527","DOI":"10.1109\/TED.2016.2593913","volume":"63","author":"H Li","year":"2016","unstructured":"Li H. Modeling of threshold voltage distribution in NAND flash memory: a Monte Carlo method. IEEE Trans Electron Dev, 2016, 63: 3527\u20133532","journal-title":"IEEE Trans Electron Dev"},{"key":"4019_CR35","doi-asserted-by":"publisher","first-page":"074301","DOI":"10.1143\/JJAP.51.074301","volume":"51","author":"W Kim","year":"2012","unstructured":"Kim W, Kim Y, Park S H, et al. Variation of threshold voltage and ON-cell current caused by cell gate length fluctuation in virtual source\/drain NAND flash memory. Jpn J Appl Phys, 2012, 51: 074301","journal-title":"Jpn J Appl Phys"},{"key":"4019_CR36","doi-asserted-by":"publisher","first-page":"140","DOI":"10.1109\/JEDS.2020.2970450","volume":"8","author":"T Yang","year":"2020","unstructured":"Yang T, Xia Z, Shi D, et al. Analysis and optimization of threshold voltage variability by polysilicon grain size simulation in 3D NAND flash memory. IEEE J Electron Dev Soc, 2020, 8: 140\u2013144","journal-title":"IEEE J Electron Dev Soc"},{"key":"4019_CR37","first-page":"2","volume":"8","author":"G S Nugraha","year":"2023","unstructured":"Nugraha G S, Darmawan M I, Dwiyansaputra R. Comparison of CNN\u2019s architecture GoogleNet, AlexNet, VGG-16, Lenet-5, Resnet-50 in Arabic handwriting pattern recognition. KINETIK, 2023, 8: 2","journal-title":"KINETIK"},{"key":"4019_CR38","doi-asserted-by":"publisher","first-page":"214","DOI":"10.1109\/TNANO.2023.3271308","volume":"22","author":"K Pan","year":"2023","unstructured":"Pan K, Tosson A M S, Wang N, et al. A novel cascadable TCAM using RRAM and current race scheme for high-speed energy-efficient applications. IEEE Trans Nanotechnol, 2023, 22: 214\u2013221","journal-title":"IEEE Trans Nanotechnol"},{"key":"4019_CR39","first-page":"136","volume-title":"Proceedings of IEEE International Solid-State Circuits Conference (ISSCC)","author":"C C Lin","year":"2016","unstructured":"Lin C C, Hung J Y, Lin W Z, et al. 7.4 A 256b-wordlength ReRAM-based TCAM with 1ns search-time and 14\u00d7 improvement in wordlength-energyefficiency-density product using 2.5T1R cell. In: Proceedings of IEEE International Solid-State Circuits Conference (ISSCC), 2016. 136\u2013137"},{"key":"4019_CR40","doi-asserted-by":"publisher","first-page":"1099","DOI":"10.1109\/TCAD.2022.3197694","volume":"42","author":"X Yin","year":"2023","unstructured":"Yin X, Qian Y, Imani M, et al. Ferroelectric ternary content addressable memories for energy-efficient associative search. IEEE Trans Comput-Aided Des Integr Circ Syst, 2023, 42: 1099\u20131112","journal-title":"IEEE Trans Comput-Aided Des Integr Circ Syst"},{"key":"4019_CR41","doi-asserted-by":"publisher","first-page":"045211","DOI":"10.1063\/5.0141131","volume":"13","author":"S Cho","year":"2023","unstructured":"Cho S, Kim S, Choi I, et al. Non-volatile logic-in-memory ternary content addressable memory circuit with floating gate field effect transistor. AIP Adv, 2023, 13: 045211","journal-title":"AIP Adv"},{"key":"4019_CR42","volume-title":"Proceedings of IEEE\/ACM International Symposium on Low Power Electronics and Design (ISLPED)","author":"A Kazemi","year":"2021","unstructured":"Kazemi A, Sahay S, Saxena A, et al. A flash-based multi-bit content-addressable memory with Euclidean squared distance. In: Proceedings of IEEE\/ACM International Symposium on Low Power Electronics and Design (ISLPED), 2021"}],"container-title":["Science China Information Sciences"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11432-023-4019-4.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s11432-023-4019-4","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11432-023-4019-4.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,1,19]],"date-time":"2026-01-19T20:34:07Z","timestamp":1768854847000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s11432-023-4019-4"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,11,15]]},"references-count":42,"journal-issue":{"issue":"12","published-print":{"date-parts":[[2024,12]]}},"alternative-id":["4019"],"URL":"https:\/\/doi.org\/10.1007\/s11432-023-4019-4","relation":{},"ISSN":["1674-733X","1869-1919"],"issn-type":[{"value":"1674-733X","type":"print"},{"value":"1869-1919","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,11,15]]},"assertion":[{"value":"21 November 2023","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"22 February 2024","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"24 April 2024","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"15 November 2024","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}],"article-number":"222403"}}