{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,10]],"date-time":"2026-06-10T22:45:08Z","timestamp":1781131508812,"version":"3.54.1"},"reference-count":42,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2025,1,13]],"date-time":"2025-01-13T00:00:00Z","timestamp":1736726400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2025,1,13]],"date-time":"2025-01-13T00:00:00Z","timestamp":1736726400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Sci. China Inf. Sci."],"published-print":{"date-parts":[[2025,2]]},"DOI":"10.1007\/s11432-023-4021-y","type":"journal-article","created":{"date-parts":[[2025,1,18]],"date-time":"2025-01-18T06:07:47Z","timestamp":1737180467000},"update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":4,"title":["Mitigating methodology of hardware non-ideal characteristics for non-volatile memory based neural networks"],"prefix":"10.1007","volume":"68","author":[{"given":"Lixia","family":"Han","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Peng","family":"Huang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yijiao","family":"Wang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zheng","family":"Zhou","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Haozhang","family":"Yang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yiyang","family":"Chen","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Xiaoyan","family":"Liu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jinfeng","family":"Kang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"297","published-online":{"date-parts":[[2025,1,13]]},"reference":[{"key":"4021_CR1","doi-asserted-by":"publisher","first-page":"641","DOI":"10.1038\/s41586-020-1942-4","volume":"577","author":"P Yao","year":"2020","unstructured":"Yao P, Wu H, Gao B, et al. Fully hardware-implemented memristor convolutional neural network. Nature, 2020, 577: 641\u2013646","journal-title":"Nature"},{"key":"4021_CR2","doi-asserted-by":"publisher","first-page":"504","DOI":"10.1038\/s41586-022-04992-8","volume":"608","author":"W Wan","year":"2022","unstructured":"Wan W, Kubendran R, Schaefer C, et al. A compute-in-memory chip based on resistive random-access memory. Nature, 2022, 608: 504\u2013512","journal-title":"Nature"},{"key":"4021_CR3","first-page":"245","volume-title":"Proceedings of IEEE International Solid-State Circuits Conference (ISSCC)","author":"C X Xue","year":"2021","unstructured":"Xue C X, Hung J M, Kao H Y, et al. A 22nm 4Mb 8b-precision ReRAM computing-in-memory macro with 11.91 to 195.7 TOPS\/W for tiny AI edge devices. In: Proceedings of IEEE International Solid-State Circuits Conference (ISSCC), 2021. 245\u2013247"},{"key":"4021_CR4","volume-title":"Proceedings of IEEE International Solid-State Circuits Conference (ISSCC)","author":"J M Hung","year":"2022","unstructured":"Hung J M, Huang T H, Huang S P, et al. An 8-Mb DC-current-free binary-to-8b precision ReRAM nonvolatile computing-inmemory macro using time-space-readout with 1286.4-21.6 TOPS\/W for edge-AI devices. In: Proceedings of IEEE International Solid-State Circuits Conference (ISSCC), 2022"},{"key":"4021_CR5","doi-asserted-by":"publisher","first-page":"219402","DOI":"10.1007\/s11432-022-3640-0","volume":"66","author":"S Y Song","year":"2023","unstructured":"Song S Y, Huang P, Shen W S, et al. A 3.3-Mbit\/s true random number generator based on resistive random access memory. Sci China Inf Sci, 2023, 66: 219402","journal-title":"Sci China Inf Sci"},{"key":"4021_CR6","volume-title":"Proceedings of Symposium on VLSI Circuits","author":"R Khaddam-Aljameh","year":"2021","unstructured":"Khaddam-Aljameh R, Stanisavljevic M, Fornt Mas J, et al. HERMES core-A 14nm CMOS and PCM-based in-memory compute core using an array of 300ps\/LSB linearized CCO-based ADCs and local digital processing. In: Proceedings of Symposium on VLSI Circuits, 2021"},{"key":"4021_CR7","volume-title":"Proceedings of IEEE International Solid-State Circuits Conference (ISSCC)","author":"W S Khwa","year":"2022","unstructured":"Khwa W S, Chiu Y C, Jhang C J, et al. A 40-nm, 2M-Cell, 8b-precision, hybrid SLC-MLC PCM computing-in-memory Macro with 20.5\u201365.0 TOPS\/W for tiny-Al edge devices. In: Proceedings of IEEE International Solid-State Circuits Conference (ISSCC), 2022"},{"key":"4021_CR8","volume-title":"Proceedings of IEEE International Solid-State Circuits Conference (ISSCC)","author":"Y C Chiu","year":"2022","unstructured":"Chiu Y C, Yang C S, Teng S H, et al. A 22nm 4Mb STT-MRAM data-encrypted near-memory computation Macro with a 192GB\/s read-and-decryption bandwidth and 25.1\u201355.1 TOPS\/W 8b MAC for AI operations. In: Proceedings of IEEE International Solid-State Circuits Conference (ISSCC), 2022"},{"key":"4021_CR9","doi-asserted-by":"publisher","first-page":"1398","DOI":"10.1109\/JPROC.2021.3084997","volume":"109","author":"Z Guo","year":"2021","unstructured":"Guo Z, Yin J, Bai Y, et al. Spintronics for energy-efficient computing: an overview and outlook. Proc IEEE, 2021, 109: 1398\u20131417","journal-title":"Proc IEEE"},{"key":"4021_CR10","volume-title":"Proceedings of IEEE International Electron Devices Meeting (IEDM)","author":"Y C Xiang","year":"2019","unstructured":"Xiang Y C, Huang P, Yang H Z, et al. Storage reliability of multi-bit flash oriented to deep neural network. In: Proceedings of IEEE International Electron Devices Meeting (IEDM), 2019"},{"key":"4021_CR11","doi-asserted-by":"publisher","first-page":"1603","DOI":"10.1109\/LED.2021.3114407","volume":"42","author":"D Zhang","year":"2021","unstructured":"Zhang D, Wang H, Feng Y, et al. Implementation of image compression by using high-precision in-memory computing scheme based on NOR flash memory. IEEE Electron Dev Lett, 2021, 42: 1603\u20131606","journal-title":"IEEE Electron Dev Lett"},{"key":"4021_CR12","doi-asserted-by":"publisher","first-page":"129403","DOI":"10.1007\/s11432-021-3381-3","volume":"66","author":"G H Yu","year":"2023","unstructured":"Yu G H, Huang P, Han R Z, et al. Co-optimization strategy between array operation and weight mapping for flash computing arrays to achieve high computing efficiency and accuracy. Sci China Inf Sci, 2023, 66: 129403","journal-title":"Sci China Inf Sci"},{"key":"4021_CR13","doi-asserted-by":"publisher","first-page":"142402","DOI":"10.1007\/s11432-021-3502-4","volume":"66","author":"H Z Yang","year":"2023","unstructured":"Yang H Z, Huang P, Han R Z, et al. An ultra-high-density and energy-efficient content addressable memory design based on 3D-NAND flash. Sci China Inf Sci, 2023, 66: 142402","journal-title":"Sci China Inf Sci"},{"key":"4021_CR14","first-page":"2516","volume":"69","author":"M Yayla","year":"2022","unstructured":"Yayla M, Thomann S, Buschjager S, et al. Reliable binarized neural networks on unreliable beyond von-Neumann architecture. IEEE Trans Circ Syst I, 2022, 69: 2516\u20132528","journal-title":"IEEE Trans Circ Syst I"},{"key":"4021_CR15","volume-title":"Proceedings of IEEE International Electron Devices Meeting (IEDM)","author":"T Soliman","year":"2020","unstructured":"Soliman T, M\u00fcller F, Kirchner T, et al. Ultra-low power flexible precision FeFET based analog in-memory computing. In: Proceedings of IEEE International Electron Devices Meeting (IEDM), 2020"},{"key":"4021_CR16","doi-asserted-by":"publisher","first-page":"184","DOI":"10.1109\/TNANO.2017.2784364","volume":"17","author":"Y J Jeong","year":"2018","unstructured":"Jeong Y J, Zidan M A, Lu W D. Parasitic effect analysis in memristor-array-based neuromorphic systems. IEEE Trans Nanotechnol, 2018, 17: 184\u2013193","journal-title":"IEEE Trans Nanotechnol"},{"key":"4021_CR17","volume-title":"Proceedings of Design, Automation & Test in Europe Conference & Exhibition (DATE)","author":"L R Chen","year":"2017","unstructured":"Chen L R, Li J W, Chen Y R, et al. Accelerator-friendly neural-network training: learning variations and defects in RRAM crossbar. In: Proceedings of Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017"},{"key":"4021_CR18","doi-asserted-by":"publisher","first-page":"994","DOI":"10.1109\/LED.2016.2582859","volume":"37","author":"J Woo","year":"2016","unstructured":"Woo J, Moon K, Song J, et al. Improved synaptic behavior under identical pulses using AlOx\/HfO2 bilayer RRAM array for neuromorphic systems. IEEE Electron Dev Lett, 2016, 37: 994\u2013997","journal-title":"IEEE Electron Dev Lett"},{"key":"4021_CR19","first-page":"2468","volume":"69","author":"R Mao","year":"2022","unstructured":"Mao R, Wen B, Jiang M, et al. Experimentally-validated crossbar model for defect-aware training of neural networks. IEEE Trans Circ Syst II, 2022, 69: 2468\u20132472","journal-title":"IEEE Trans Circ Syst II"},{"key":"4021_CR20","volume-title":"Proceedings of Design, Automation & Test in Europe Conference & Exhibition (DATE)","author":"H Li","year":"2015","unstructured":"Li H, Jiang Z, Huang P, et al. Variation-aware, reliability-emphasized design and optimization of RRAM using SPICE model. In: Proceedings of Design, Automation & Test in Europe Conference & Exhibition (DATE), 2015"},{"key":"4021_CR21","volume-title":"Proceedings of IEEE International Symposium on Circuits and Systems (ISCAS)","author":"Y C Xiang","year":"2019","unstructured":"Xiang Y C, Huang P, Zhou Z, et al. Analog deep neural network based on nor flash computing array for high speed\/energy efficiency computation. In: Proceedings of IEEE International Symposium on Circuits and Systems (ISCAS), 2019"},{"key":"4021_CR22","volume-title":"Proceedings of IEEE Symposium on VLSI Technology","author":"W Wu","year":"2018","unstructured":"Wu W, Wu H Q, Gao B, et al. A methodology to improve linearity of analog RRAM for neuromorphic computing. In: Proceedings of IEEE Symposium on VLSI Technology, 2018"},{"key":"4021_CR23","doi-asserted-by":"publisher","first-page":"570","DOI":"10.1109\/JETCAS.2019.2933148","volume":"9","author":"X Sun","year":"2019","unstructured":"Sun X, Yu S. Impact of non-ideal characteristics of resistive synaptic devices on implementing convolutional neural networks. IEEE J Emerg Sel Top Circ Syst, 2019, 9: 570\u2013579","journal-title":"IEEE J Emerg Sel Top Circ Syst"},{"key":"4021_CR24","doi-asserted-by":"publisher","first-page":"326","DOI":"10.1109\/TCAD.2020.3000185","volume":"40","author":"S Jain","year":"2021","unstructured":"Jain S, Sengupta A, Roy K, et al. RxNN: a framework for evaluating deep neural networks on resistive crossbars. IEEE Trans Comput-Aided Des Integr Circ Syst, 2021, 40: 326\u2013338","journal-title":"IEEE Trans Comput-Aided Des Integr Circ Syst"},{"key":"4021_CR25","doi-asserted-by":"publisher","first-page":"2306","DOI":"10.1109\/TCAD.2020.3043731","volume":"40","author":"X Peng","year":"2021","unstructured":"Peng X, Huang S, Jiang H, et al. DNN+NeuroSim V2.0: an end-to-end benchmarking framework for compute-in-memory accelerators for on-chip training. IEEE Trans Comput-Aided Des Integr Circ Syst, 2021, 40: 2306\u20132319","journal-title":"IEEE Trans Comput-Aided Des Integr Circ Syst"},{"key":"4021_CR26","doi-asserted-by":"publisher","first-page":"4112","DOI":"10.1109\/TCAD.2023.3251696","volume":"42","author":"Z Zhu","year":"2023","unstructured":"Zhu Z, Sun H, Xie T, et al. MNSIM 2.0: a behavior-level modeling tool for processing-in-memory architectures. IEEE Trans Comput-Aided Des Integr Circ Syst, 2023, 42: 4112\u20134125","journal-title":"IEEE Trans Comput-Aided Des Integr Circ Syst"},{"key":"4021_CR27","volume-title":"Proceedings of the 57th ACM\/IEEE Design Automation Conference (DAC)","author":"I Chakraborty","year":"2020","unstructured":"Chakraborty I, Ali M F, Kim D E, et al. GENIEx: a generalized approach to emulating non-ideality in memristive Xbars using neural networks. In: Proceedings of the 57th ACM\/IEEE Design Automation Conference (DAC), 2020"},{"key":"4021_CR28","volume-title":"Proceedings of the 54th Annual Design Automation Conference","author":"C C Liu","year":"2017","unstructured":"Liu C C, Hu M, Strachan J P, et al. Rescuing memristor-based neuromorphic design with high defects. In: Proceedings of the 54th Annual Design Automation Conference, 2017"},{"key":"4021_CR29","volume-title":"Proceedings of IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)","author":"B N Yan","year":"2017","unstructured":"Yan B N, Yang J H, Wu Q, et al. A closed-loop design to enhance weight stability of memristor based neural network chips. In: Proceedings of IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), 2017"},{"key":"4021_CR30","volume-title":"Proceedings of the 50th ACM\/EDAC\/IEEE Design Automation Conference (DAC)","author":"B Y Liu","year":"2013","unstructured":"Liu B Y, Hu M, Li H, et al. Digital-assisted noise-eliminating training for memristor crossbar-based analog neuromorphic computing engine. In: Proceedings of the 50th ACM\/EDAC\/IEEE Design Automation Conference (DAC), 2013"},{"key":"4021_CR31","volume-title":"Proceedings of the 56th Annual Design Automation Conference","author":"Z Z He","year":"2019","unstructured":"He Z Z, Lin J, Ewetz R, et al. Noise injection adaption: end-to-end ReRAM crossbar non-ideal effect adaption for neural network mapping. In: Proceedings of the 56th Annual Design Automation Conference, 2019"},{"key":"4021_CR32","volume-title":"Proceedings of IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)","author":"P Y Chen","year":"2015","unstructured":"Chen P Y, Lin B B, Wang I T, et al. Mitigating effects of non-ideal synaptic device characteristics for on-chip learning. In: Proceedings of IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), 2015"},{"key":"4021_CR33","volume-title":"Proceedings of IEEE International Reliability Physics Symposium (IRPS)","author":"L X Han","year":"2021","unstructured":"Han L X, Xiang Y C, Huang P, et al. Novel weight mapping method for reliable NVM based neural network. In: Proceedings of IEEE International Reliability Physics Symposium (IRPS), 2021"},{"key":"4021_CR34","doi-asserted-by":"publisher","first-page":"1662","DOI":"10.1109\/TCAD.2020.3021309","volume":"40","author":"Y Liao","year":"2021","unstructured":"Liao Y, Gao B, Yao P, et al. Diagonal matrix regression layer: training neural networks on resistive crossbars with interconnect resistance effect. IEEE Trans Comput-Aided Des Integr Circ Syst, 2021, 40: 1662\u20131671","journal-title":"IEEE Trans Comput-Aided Des Integr Circ Syst"},{"key":"4021_CR35","doi-asserted-by":"publisher","first-page":"115203","DOI":"10.1088\/1361-6528\/aaa733","volume":"29","author":"C Sung","year":"2018","unstructured":"Sung C, Lim S, Kim H, et al. Effect of conductance linearity and multi-level cell characteristics of TaOx-based synapse device on pattern recognition accuracy of neuromorphic system. Nanotechnology, 2018, 29: 115203","journal-title":"Nanotechnology"},{"key":"4021_CR36","first-page":"4444","volume":"68","author":"P Liu","year":"2021","unstructured":"Liu P, You Z, Wu J, et al. Fault modeling and efficient testing of memristor-based memory. IEEE Trans Circ Syst I, 2021, 68: 4444\u20134455","journal-title":"IEEE Trans Circ Syst I"},{"key":"4021_CR37","doi-asserted-by":"publisher","first-page":"180","DOI":"10.1109\/TC.2014.12","volume":"64","author":"C Y Chen","year":"2015","unstructured":"Chen C Y, Shih H C, Wu C W, et al. RRAM defect modeling and failure analysis based on march test and a novel squeeze-search scheme. IEEE Trans Comput, 2015, 64: 180\u2013190","journal-title":"IEEE Trans Comput"},{"key":"4021_CR38","doi-asserted-by":"publisher","first-page":"1318","DOI":"10.1109\/TED.2013.2246791","volume":"60","author":"A Chen","year":"2013","unstructured":"Chen A. A comprehensive crossbar array model with solutions for line resistance and nonlinear device characteristics. IEEE Trans Electron Dev, 2013, 60: 1318\u20131326","journal-title":"IEEE Trans Electron Dev"},{"key":"4021_CR39","doi-asserted-by":"publisher","first-page":"22401","DOI":"10.1007\/s11432-018-9555-8","volume":"62","author":"R Z Han","year":"2019","unstructured":"Han R Z, Huang P, Zhao Y D, et al. Efficient evaluation model including interconnect resistance effect for large scale RRAM crossbar array matrix computing. Sci China Inf Sci, 2019, 62: 22401","journal-title":"Sci China Inf Sci"},{"key":"4021_CR40","volume-title":"Proceedings of IEEE Conference on Computer Vision and Pattern Recognition","author":"J Deng","year":"2009","unstructured":"Deng J, Dong W, Socher R, et al. ImageNet: a large-scale hierarchical image database. In: Proceedings of IEEE Conference on Computer Vision and Pattern Recognition, 2009"},{"key":"4021_CR41","volume-title":"Proceedings of the IEEE Conference on Computer Vision and Pattern Recognition","author":"K M He","year":"2016","unstructured":"He K M, Zhang X Y, Ren S Q, et al. Deep residual learning for image recognition. In: Proceedings of the IEEE Conference on Computer Vision and Pattern Recognition, 2016"},{"key":"4021_CR42","volume-title":"Proceedings of the 31st International Conference on Neural Information Processing Systems","author":"A Vaswani","year":"2017","unstructured":"Vaswani A, Shazeer N, Parmar N, et al. Attention is all you need. In: Proceedings of the 31st International Conference on Neural Information Processing Systems, 2017"}],"container-title":["Science China Information Sciences"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11432-023-4021-y.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s11432-023-4021-y","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11432-023-4021-y.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,3,22]],"date-time":"2026-03-22T22:02:11Z","timestamp":1774216931000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s11432-023-4021-y"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,1,13]]},"references-count":42,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2025,2]]}},"alternative-id":["4021"],"URL":"https:\/\/doi.org\/10.1007\/s11432-023-4021-y","relation":{},"ISSN":["1674-733X","1869-1919"],"issn-type":[{"value":"1674-733X","type":"print"},{"value":"1869-1919","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,1,13]]},"assertion":[{"value":"20 August 2023","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"26 December 2023","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"29 April 2024","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"13 January 2025","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}],"article-number":"122403"}}