{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,5]],"date-time":"2026-04-05T10:18:08Z","timestamp":1775384288455,"version":"3.50.1"},"reference-count":300,"publisher":"Springer Science and Business Media LLC","issue":"10","license":[{"start":{"date-parts":[[2024,9,25]],"date-time":"2024-09-25T00:00:00Z","timestamp":1727222400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0"},{"start":{"date-parts":[[2024,9,25]],"date-time":"2024-09-25T00:00:00Z","timestamp":1727222400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Sci. China Inf. Sci."],"published-print":{"date-parts":[[2024,10]]},"abstract":"<jats:title>Abstract<\/jats:title>\n                  <jats:p>Within the electronic design automation (EDA) domain, artificial intelligence (AI)-driven solutions have emerged as formidable tools, yet they typically augment rather than redefine existing methodologies. These solutions often repurpose deep learning models from other domains, such as vision, text, and graph analytics, applying them to circuit design without tailoring to the unique complexities of electronic circuits. Such an \u201cAI4EDA\u201d approach falls short of achieving a holistic design synthesis and understanding, overlooking the intricate interplay of electrical, logical, and physical facets of circuit data. This study argues for a paradigm shift from AI4EDA towards AI-rooted EDA from the ground up, integrating AI at the core of the design process. Pivotal to this vision is the development of a multimodal circuit representation learning technique, poised to provide a comprehensive understanding by harmonizing and extracting insights from varied data sources, such as functional specifications, register-transfer level (RTL) designs, circuit netlists, and physical layouts. We champion the creation of large circuit models (LCMs) that are inherently multimodal, crafted to decode and express the rich semantics and structures of circuit data, thus fostering more resilient, efficient, and inventive design methodologies. Embracing this AI-rooted philosophy, we foresee a trajectory that transcends the current innovation plateau in EDA, igniting a profound \u201cshift-left\u201d in electronic design methodology. The envisioned advancements herald not just an evolution of existing EDA tools but a revolution, giving rise to novel instruments of design-tools that promise to radically enhance design productivity and inaugurate a new epoch where the optimization of circuit performance, power, and area (PPA) is achieved not incrementally, but through leaps that redefine the benchmarks of electronic systems\u2019 capabilities.<\/jats:p>","DOI":"10.1007\/s11432-024-4155-7","type":"journal-article","created":{"date-parts":[[2024,9,28]],"date-time":"2024-09-28T09:02:22Z","timestamp":1727514142000},"update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":20,"title":["Large circuit models: opportunities and challenges"],"prefix":"10.1007","volume":"67","author":[{"given":"Lei","family":"Chen","sequence":"first","affiliation":[]},{"given":"Yiqi","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Zhufei","family":"Chu","sequence":"additional","affiliation":[]},{"given":"Wenji","family":"Fang","sequence":"additional","affiliation":[]},{"given":"Tsung-Yi","family":"Ho","sequence":"additional","affiliation":[]},{"given":"Ru","family":"Huang","sequence":"additional","affiliation":[]},{"given":"Yu","family":"Huang","sequence":"additional","affiliation":[]},{"given":"Sadaf","family":"Khan","sequence":"additional","affiliation":[]},{"given":"Min","family":"Li","sequence":"additional","affiliation":[]},{"given":"Xingquan","family":"Li","sequence":"additional","affiliation":[]},{"given":"Yu","family":"Li","sequence":"additional","affiliation":[]},{"given":"Yun","family":"Liang","sequence":"additional","affiliation":[]},{"given":"Jinwei","family":"Liu","sequence":"additional","affiliation":[]},{"given":"Yi","family":"Liu","sequence":"additional","affiliation":[]},{"given":"Yibo","family":"Lin","sequence":"additional","affiliation":[]},{"given":"Guojie","family":"Luo","sequence":"additional","affiliation":[]},{"given":"Hongyang","family":"Pan","sequence":"additional","affiliation":[]},{"given":"Zhengyuan","family":"Shi","sequence":"additional","affiliation":[]},{"given":"Guangyu","family":"Sun","sequence":"additional","affiliation":[]},{"given":"Dimitrios","family":"Tsaras","sequence":"additional","affiliation":[]},{"given":"Runsheng","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Ziyi","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Xinming","family":"Wei","sequence":"additional","affiliation":[]},{"given":"Zhiyao","family":"Xie","sequence":"additional","affiliation":[]},{"given":"Qiang","family":"Xu","sequence":"additional","affiliation":[]},{"given":"Chenhao","family":"Xue","sequence":"additional","affiliation":[]},{"given":"Junchi","family":"Yan","sequence":"additional","affiliation":[]},{"given":"Jun","family":"Yang","sequence":"additional","affiliation":[]},{"given":"Bei","family":"Yu","sequence":"additional","affiliation":[]},{"given":"Mingxuan","family":"Yuan","sequence":"additional","affiliation":[]},{"given":"Evangeline F. Y.","family":"Young","sequence":"additional","affiliation":[]},{"given":"Xuan","family":"Zeng","sequence":"additional","affiliation":[]},{"given":"Haoyi","family":"Zhang","sequence":"additional","affiliation":[]},{"given":"Zuodong","family":"Zhang","sequence":"additional","affiliation":[]},{"given":"Yuxiang","family":"Zhao","sequence":"additional","affiliation":[]},{"given":"Hui-Ling","family":"Zhen","sequence":"additional","affiliation":[]},{"given":"Ziyang","family":"Zheng","sequence":"additional","affiliation":[]},{"given":"Binwu","family":"Zhu","sequence":"additional","affiliation":[]},{"given":"Keren","family":"Zhu","sequence":"additional","affiliation":[]},{"given":"Sunan","family":"Zou","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2024,9,25]]},"reference":[{"key":"4155_CR1","volume-title":"On the opportunities and risks of foundation models","author":"R Bommasani","year":"2021","unstructured":"Bommasani R, Hudson D A, Adeli E, et al. On the opportunities and risks of foundation models. 2021. ArXiv:2108.07258"},{"key":"4155_CR2","first-page":"4171","volume-title":"Proceedings of Conference of the North American Chapter of the Association for Computational Linguistics: Human Language Technologies","author":"J Devlin","year":"2019","unstructured":"Devlin J, Chang M W, Lee K, et al. BERT: pre-training of deep bidirectional transformers for language understanding. In: Proceedings of Conference of the North American Chapter of the Association for Computational Linguistics: Human Language Technologies, 2019. 4171\u20134186"},{"key":"4155_CR3","volume-title":"RoBERTa: a robustly optimized BERT pretraining approach","author":"Y Liu","year":"2019","unstructured":"Liu Y, Ott M, Goyal N, et al. RoBERTa: a robustly optimized BERT pretraining approach. 2019. ArXiv:1907.11692"},{"key":"4155_CR4","first-page":"5485","volume":"21","author":"C Raffel","year":"2020","unstructured":"Raffel C, Shazeer N, Roberts A, et al. Exploring the limits of transfer learning with a unified text-to-text transformer. J Mach Learn Res, 2020, 21: 5485\u20135551","journal-title":"J Mach Learn Res"},{"key":"4155_CR5","first-page":"1877","volume":"33","author":"T Brown","year":"2020","unstructured":"Brown T, Mann B, Ryder N, et al. Language models are few-shot learners. In: Proceedings of Advances in Neural Information Processing Systems (NeurIPS), 2020. 33: 1877\u20131901","journal-title":"Proceedings of Advances in Neural Information Processing Systems (NeurIPS)"},{"key":"4155_CR6","first-page":"1597","volume-title":"Proceedings of International Conference on Machine Learning (ICML)","author":"T Chen","year":"2020","unstructured":"Chen T, Kornblith S, Norouzi M, et al. A simple framework for contrastive learning of visual representations. In: Proceedings of International Conference on Machine Learning (ICML), 2020. 1597\u20131607"},{"key":"4155_CR7","first-page":"9729","volume-title":"Proceedings of IEEE Conference on Computer Vision and Pattern Recognition (CVPR)","author":"K He","year":"2020","unstructured":"He K, Fan H, Wu Y, et al. Momentum contrast for unsupervised visual representation learning. In: Proceedings of IEEE Conference on Computer Vision and Pattern Recognition (CVPR), 2020. 9729\u20139738"},{"key":"4155_CR8","first-page":"16000","volume-title":"Proceedings of IEEE Conference on Computer Vision and Pattern Recognition (CVPR)","author":"K He","year":"2022","unstructured":"He K, Chen X, Xie S, et al. Masked autoencoders are scalable vision learners. In: Proceedings of IEEE Conference on Computer Vision and Pattern Recognition (CVPR), 2022. 16000\u201316009"},{"key":"4155_CR9","first-page":"8748","volume-title":"Proceedings of International Conference on Machine Learning (ICML)","author":"A Radford","year":"2021","unstructured":"Radford A, Kim J W, Hallacy C, et al. Learning transferable visual models from natural language supervision. In: Proceedings of International Conference on Machine Learning (ICML), 2021. 8748\u20138763"},{"key":"4155_CR10","first-page":"8821","volume-title":"Proceedings of International Conference on Machine Learning (ICML)","author":"A Ramesh","year":"2021","unstructured":"Ramesh A, Pavlov M, Goh G, et al. Zero-shot text-to-image generation. In: Proceedings of International Conference on Machine Learning (ICML), 2021. 8821\u20138831"},{"key":"4155_CR11","first-page":"10684","volume-title":"Proceedings of IEEE Conference on Computer Vision and Pattern Recognition (CVPR)","author":"R Rombach","year":"2022","unstructured":"Rombach R, Blattmann A, Lorenz D, et al. High-resolution image synthesis with latent diffusion models. In: Proceedings of IEEE Conference on Computer Vision and Pattern Recognition (CVPR), 2022. 10684\u201310695"},{"key":"4155_CR12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCV51070.2023.00371","volume-title":"Segment anything","author":"A Kirillov","year":"2023","unstructured":"Kirillov A, Mintun E, Ravi N, et al. Segment anything. 2023. ArXiv:2304.02643"},{"key":"4155_CR13","volume-title":"The dawn of LMMs: preliminary explorations with GPT-4V(ision)","author":"Z Yang","year":"2023","unstructured":"Yang Z, Li L, Lin K, et al. The dawn of LMMs: preliminary explorations with GPT-4V(ision). 2023. ArXiv:2309.17421"},{"key":"4155_CR14","volume-title":"Gemini: a family of highly capable multimodal models","author":"G Team","year":"2023","unstructured":"Team G, Anil R, Borgeaud S, et al. Gemini: a family of highly capable multimodal models. 2023. ArXiv:2312.11805"},{"key":"4155_CR15","doi-asserted-by":"publisher","first-page":"3162","DOI":"10.1109\/TCAD.2021.3124762","volume":"41","author":"M Rapp","year":"2022","unstructured":"Rapp M, Amrouch H, Lin Y, et al. MLCAD: a survey of research in machine learning for CAD keynote paper. IEEE Trans Comput-Aided Des Integr Circ Syst, 2022, 41: 3162\u20133181","journal-title":"IEEE Trans Comput-Aided Des Integr Circ Syst"},{"key":"4155_CR16","doi-asserted-by":"publisher","first-page":"667","DOI":"10.1145\/3489517.3530497","volume-title":"Proceedings of ACM\/IEEE Design Automation Conference","author":"M Li","year":"2022","unstructured":"Li M, Khan S, Shi Z, et al. DeepGate: learning neural representations of logic gates. In: Proceedings of ACM\/IEEE Design Automation Conference, 2022. 667\u2013672"},{"key":"4155_CR17","first-page":"1","volume-title":"Proceedings of IEEE\/ACM International Conference on Computer Aided Design (ICCAD)","author":"Z Shi","year":"2023","unstructured":"Shi Z, Pan H, Khan S, et al. DeepGate2: functionality-aware circuit representation learning. In: Proceedings of IEEE\/ACM International Conference on Computer Aided Design (ICCAD), 2023. 1\u20139"},{"key":"4155_CR18","first-page":"1178","volume-title":"Proceedings of the 55th IEEE\/ACM International Symposium on Microarchitecture (MICRO)","author":"Y Xu","year":"2022","unstructured":"Xu Y, Yu Z, Tang D, et al. Towards developing high performance RISC-V processors using agile methodology. In: Proceedings of the 55th IEEE\/ACM International Symposium on Microarchitecture (MICRO), 2022. 1178\u20131199"},{"key":"4155_CR19","series-title":"Technical Report UCB\/EECS-2016-17","volume-title":"The Rocket Chip Generator","author":"K Asanovic","year":"2016","unstructured":"Asanovic K, Avizienis R, Bachrach J, et al. The Rocket Chip Generator. Technical Report UCB\/EECS-2016-17, EECS Department, University of California, Berkeley, 2016"},{"key":"4155_CR20","volume-title":"Proceedings of Advances in Neural Information Processing Systems (NeurIPS)","author":"A Vaswani","year":"2017","unstructured":"Vaswani A, Shazeer N, Parmar N, et al. Attention is all you need. In: Proceedings of Advances in Neural Information Processing Systems (NeurIPS), 2017"},{"key":"4155_CR21","doi-asserted-by":"publisher","first-page":"57","DOI":"10.1016\/j.aiopen.2021.01.001","volume":"1","author":"J Zhou","year":"2020","unstructured":"Zhou J, Cui G, Hu S, et al. Graph neural networks: a review of methods and applications. AI Open, 2020, 1: 57\u201381","journal-title":"AI Open"},{"key":"4155_CR22","doi-asserted-by":"publisher","first-page":"423","DOI":"10.1109\/TPAMI.2018.2798607","volume":"41","author":"T Baltrusaitis","year":"2019","unstructured":"Baltrusaitis T, Ahuja C, Morency L P. Multimodal machine learning: a survey and taxonomy. IEEE Trans Pattern Anal Mach Intell, 2019, 41: 423\u2013443","journal-title":"IEEE Trans Pattern Anal Mach Intell"},{"key":"4155_CR23","volume-title":"Program synthesis with large language models","author":"J Austin","year":"2021","unstructured":"Austin J, Odena A, Nye M, et al. Program synthesis with large language models. 2021. ArXiv:2108.07732"},{"key":"4155_CR24","first-page":"647","volume-title":"Proceedings of ACM\/IEEE Design Automation Conference","author":"C C Lin","year":"1995","unstructured":"Lin C C, Chen K C, Chang S C, et al. Logic synthesis for engineering change. In: Proceedings of ACM\/IEEE Design Automation Conference, 1995. 647\u2013652"},{"key":"4155_CR25","doi-asserted-by":"publisher","first-page":"22","DOI":"10.1109\/MSSC.2010.938348","volume":"2","author":"G Micheli","year":"2010","unstructured":"Micheli G. Chip challenge. IEEE Solid-State Circ Mag, 2010, 2: 22\u201326","journal-title":"IEEE Solid-State Circ Mag"},{"key":"4155_CR26","first-page":"1216","volume-title":"Proceedings of ACM\/IEEE Design Automation Conference (DAC)","author":"J Bachrach","year":"2012","unstructured":"Bachrach J, Vo H, Richards B, et al. Chisel: constructing hardware in a Scala embedded language. In: Proceedings of ACM\/IEEE Design Automation Conference (DAC), 2012. 1216\u20131225"},{"key":"4155_CR27","volume-title":"Lint, a C Program Checker","author":"S C Johnson","year":"1977","unstructured":"Johnson S C. Lint, a C Program Checker. Murray Hill: Bell Laboratories, 1977"},{"key":"4155_CR28","first-page":"1","volume-title":"Proceedings of the 14th Latin American Test Workshop-LATW","author":"C I C Marquez","year":"2013","unstructured":"Marquez C I C, Strum M, Chau W J. Formal equivalence checking between high-level and RTL hardware designs. In: Proceedings of the 14th Latin American Test Workshop-LATW, 2013. 1\u20136"},{"key":"4155_CR29","first-page":"1","volume-title":"Proceedings of the 54th Annual Design Automation Conference","author":"R Mukherjee","year":"2017","unstructured":"Mukherjee R, Purandare M, Polig R, et al. Formal techniques for effective co-verification of hardware\/software co-designs. In: Proceedings of the 54th Annual Design Automation Conference, 2017. 1\u20136"},{"key":"4155_CR30","volume-title":"VC formal datapath validation","author":"Synopsys","year":"2024","unstructured":"Synopsys. VC formal datapath validation. 2024. https:\/\/www.synopsys.com\/verification\/static-and-formal-verification\/vc-formal\/vc-formal-datapath-validation.html"},{"key":"4155_CR31","first-page":"196","volume-title":"Proceedings of Design, Automation & Test in Europe Conference & Exhibition","author":"A Koelbl","year":"2009","unstructured":"Koelbl A, Jacoby R, Jain H, et al. Solver technology for system-level to RTL equivalence checking. In: Proceedings of Design, Automation & Test in Europe Conference & Exhibition, 2009. 196\u2013201"},{"key":"4155_CR32","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/3282444","volume":"24","author":"B Y Huang","year":"2018","unstructured":"Huang B Y, Zhang H, Subramanyan P, et al. Instruction-level abstraction (ILA) a uniform specification for system-on-chip (SoC) verification. ACM Trans Des Autom Electron Syst, 2018, 24: 1\u201324","journal-title":"ACM Trans Des Autom Electron Syst"},{"key":"4155_CR33","first-page":"836","volume-title":"Proceedings of the IEEE\/ACM International Conference on Computer-aided Design","author":"A Mishchenko","year":"2006","unstructured":"Mishchenko A, Chatterjee S, Brayton R, et al. Improvements to combinational equivalence checking. In: Proceedings of the IEEE\/ACM International Conference on Computer-aided Design, 2006. 836\u2013843"},{"key":"4155_CR34","first-page":"259","volume-title":"Proceedings of International Conference on Computer Design","author":"J Baumgartner","year":"2006","unstructured":"Baumgartner J, Mony H, Paruthi V, et al. Scalable sequential equivalence checking across arbitrary design transformations. In: Proceedings of International Conference on Computer Design, 2006. 259\u2013266"},{"key":"4155_CR35","first-page":"1","volume-title":"Proceedings of IEEE\/ACM International Conference on Computer Aided Design (ICCAD)","author":"Z Chen","year":"2023","unstructured":"Chen Z, Zhang X, Qian Y, et al. Integrating exact simulation into sweeping for datapath combinational equivalence checking. In: Proceedings of IEEE\/ACM International Conference on Computer Aided Design (ICCAD), 2023. 1\u20139"},{"key":"4155_CR36","first-page":"1","volume-title":"Proceedings of the 52nd Annual Design Automation Conference","author":"Y Y Dai","year":"2015","unstructured":"Dai Y Y, Khoo K Y, Brayton R K. Sequential equivalence checking of clock-gated circuits. In: Proceedings of the 52nd Annual Design Automation Conference, 2015. 1\u20136"},{"key":"4155_CR37","doi-asserted-by":"publisher","DOI":"10.1201\/9781420013481","volume-title":"Handbook of Algorithms for Physical Design Automation","author":"C J Alpert","year":"2008","unstructured":"Alpert C J, Mehta D P, Sapatnekar S S. Handbook of Algorithms for Physical Design Automation. Boca Raton: CRC Press, 2008"},{"key":"4155_CR38","volume-title":"Simulated Annealing for VLSI Design","author":"D Wong","year":"2012","unstructured":"Wong D, Leong H W, Liu H. Simulated Annealing for VLSI Design. Berlin: Springer Science & Business Media, 2012"},{"key":"4155_CR39","doi-asserted-by":"publisher","first-page":"458","DOI":"10.1145\/337292.337541","volume-title":"Proceedings of the 37th Annual Design Automation Conference","author":"Y C Chang","year":"2000","unstructured":"Chang Y C, Chang Y W, Wu G M, et al. B*-trees: a new representation for non-slicing floorplans. In: Proceedings of the 37th Annual Design Automation Conference, 2000. 458\u2013463"},{"key":"4155_CR40","doi-asserted-by":"publisher","first-page":"284","DOI":"10.1109\/6040.784476","volume":"22","author":"L D Smith","year":"1999","unstructured":"Smith L D, Anderson R E, Forehand D W, et al. Power distribution system design methodology and capacitor selection for modern CMOS technology. IEEE Trans Adv Packag, 1999, 22: 284\u2013291","journal-title":"IEEE Trans Adv Packag"},{"key":"4155_CR41","doi-asserted-by":"publisher","DOI":"10.1002\/0471660302","volume-title":"Power Distribution Network Design for VLSI","author":"Q K Zhu","year":"2004","unstructured":"Zhu Q K. Power Distribution Network Design for VLSI. Hoboken: John Wiley & Sons, 2004"},{"key":"4155_CR42","first-page":"478","volume-title":"Proceedings of IEEE International Conference on Computer-Aided Design","author":"C Sehen","year":"1987","unstructured":"Sehen C. An improved simulated annealing algorithm for row-based placement. In: Proceedings of IEEE International Conference on Computer-Aided Design, 1987. 478\u2013481"},{"key":"4155_CR43","doi-asserted-by":"publisher","first-page":"356","DOI":"10.1109\/43.67789","volume":"10","author":"J M Kleinhans","year":"1991","unstructured":"Kleinhans J M, Sigl G, Johannes F M, et al. GORDIAN: VLSI placement by quadratic programming and slicing optimization. IEEE Trans Comput-Aided Des Integr Circ Syst, 1991, 10: 356\u2013365","journal-title":"IEEE Trans Comput-Aided Des Integr Circ Syst"},{"key":"4155_CR44","first-page":"26","volume-title":"Proceedings of the International Symposium on Physical Design","author":"N Viswanathan","year":"2004","unstructured":"Viswanathan N, Chu C C N. FastPlace: efficient analytical placement using cell shifting, iterative local refinement and a hybrid net model. In: Proceedings of the International Symposium on Physical Design, 2004. 26\u201333"},{"key":"4155_CR45","doi-asserted-by":"publisher","first-page":"1228","DOI":"10.1109\/TCAD.2008.923063","volume":"27","author":"T C Chen","year":"2008","unstructured":"Chen T C, Jiang Z W, Hsu T C, et al. NTUplace3: an analytical placer for large-scale mixed-size designs with preplaced blocks and density constraints. IEEE Trans Comput-Aided Des Integr Circ Syst, 2008, 27: 1228\u20131240","journal-title":"IEEE Trans Comput-Aided Des Integr Circ Syst"},{"key":"4155_CR46","doi-asserted-by":"publisher","first-page":"337","DOI":"10.3390\/electronics12020337","volume":"12","author":"Y Qiu","year":"2023","unstructured":"Qiu Y, Xing Y, Zheng X, et al. Progress of placement optimization for accelerating VLSI physical design. Electronics, 2023, 12: 337","journal-title":"Electronics"},{"key":"4155_CR47","first-page":"799","volume":"39","author":"T H Chao","year":"1992","unstructured":"Chao T H, Hsu Y C, Ho J M, et al. Zero skew clock routing with minimum wirelength. IEEE Trans Circ Syst II, 1992, 39: 799\u2013814","journal-title":"IEEE Trans Circ Syst II"},{"key":"4155_CR48","first-page":"108","volume-title":"Proceedings of the 6th Asia Symposium on Quality Electronic Design (ASQED)","author":"C Deng","year":"2015","unstructured":"Deng C, Cai Y, Zhou Q, et al. An efficient buffer sizing algorithm for clock trees considering process variations. In: Proceedings of the 6th Asia Symposium on Quality Electronic Design (ASQED), 2015. 108\u2013113"},{"key":"4155_CR49","first-page":"1","volume-title":"Proceedings of the 57th ACM\/IEEE Design Automation Conference (DAC)","author":"J Liu","year":"2020","unstructured":"Liu J, Pui C W, Wang F, et al. CUGR: detailed-routability-driven 3D global routing with probabilistic resource model. In: Proceedings of the 57th ACM\/IEEE Design Automation Conference (DAC), 2020. 1\u20136"},{"key":"4155_CR50","doi-asserted-by":"publisher","first-page":"709","DOI":"10.1109\/TCAD.2012.2235124","volume":"32","author":"W H Liu","year":"2013","unstructured":"Liu W H, Kao W C, Li Y L, et al. NCTU-GR 2.0: multithreaded collision-aware global routing with bounded-length maze routing. IEEE Trans Comput-Aided Des Integr Circ Syst, 2013, 32: 709\u2013722","journal-title":"IEEE Trans Comput-Aided Des Integr Circ Syst"},{"key":"4155_CR51","doi-asserted-by":"publisher","first-page":"213","DOI":"10.1007\/3-540-63465-7_226","volume-title":"Proceedings of International Workshop on Field Programmable Logic and Applications","author":"V Betz","year":"1997","unstructured":"Betz V, Rose J. VPR: a new packing, placement and routing tool for FPGA research. In: Proceedings of International Workshop on Field Programmable Logic and Applications, 1997. 213\u2013222"},{"key":"4155_CR52","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1016\/S0167-9260(01)00020-7","volume":"31","author":"J Hu","year":"2001","unstructured":"Hu J, Sapatnekar S S. A survey on multi-net global routing for integrated circuits. Integration, 2001, 31: 1\u201349","journal-title":"Integration"},{"key":"4155_CR53","first-page":"1","volume-title":"Proceedings of the 27th International Conference on Field Programmable Logic and Applications (FPL)","author":"M Stojilovi\u0107","year":"2017","unstructured":"Stojilovi\u0107 M. Parallel FPGA routing: survey and challenges. In: Proceedings of the 27th International Conference on Field Programmable Logic and Applications (FPL), 2017. 1\u20138"},{"key":"4155_CR54","volume-title":"Proceedings of Asia and South Pacific Design Automation Conference (ASPDAC)","author":"X Li","year":"2024","unstructured":"Li X, Huang Z, Tao S, et al. iEDA: an open-source infracstructure of EDA. In: Proceedings of Asia and South Pacific Design Automation Conference (ASPDAC), 2024"},{"key":"4155_CR55","first-page":"1","volume-title":"Proceedings of ACM\/IEEE Design Automation Conference (DAC)","author":"Y L Li","year":"2019","unstructured":"Li Y L, Lin S T, Nishizawa S, et al. NCTUcell: a DDA-aware cell library generator for FinFET structure with implicitly adjustable grid map. In: Proceedings of ACM\/IEEE Design Automation Conference (DAC), 2019. 1\u20136"},{"key":"4155_CR56","first-page":"1","volume-title":"Proceedings of IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)","author":"C K Cheng","year":"2020","unstructured":"Cheng C K, Ho C T, Lee D, et al. A routability-driven complimentary-FET (CFET) standard cell synthesis framework using SMT. In: Proceedings of IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), 2020. 1\u20138"},{"key":"4155_CR57","first-page":"345","volume-title":"Proceedings of IEEE\/ACM Asia and South Pacific Design Automation Conference (ASPDAC)","author":"D Park","year":"2020","unstructured":"Park D, Lee D, Kang I, et al. SP&R: simultaneous placement and routing framework for standard cell synthesis in sub-7nm. In: Proceedings of IEEE\/ACM Asia and South Pacific Design Automation Conference (ASPDAC), 2020. 345\u2013350"},{"key":"4155_CR58","doi-asserted-by":"publisher","first-page":"1218","DOI":"10.1109\/TCAD.2023.3334591","volume":"43","author":"S Choi","year":"2024","unstructured":"Choi S, Jung J, Kahng A B, et al. PROBE3.0: a systematic framework for design-technology pathfinding with improved design enablement. IEEE Trans Comput-Aided Des Integr Circ Syst, 2024, 43: 1218\u20131231","journal-title":"IEEE Trans Comput-Aided Des Integr Circ Syst"},{"key":"4155_CR59","first-page":"218","volume-title":"Proceedings of the 15th IEEE Symposium on Computer Arithmetic","author":"A Beaumont-Smith","year":"2001","unstructured":"Beaumont-Smith A, Lim C C. Parallel prefix adder design. In: Proceedings of the 15th IEEE Symposium on Computer Arithmetic, 2001. 218\u2013225"},{"key":"4155_CR60","doi-asserted-by":"publisher","first-page":"1001","DOI":"10.1016\/j.matpr.2018.12.030","volume":"11","author":"S Rakesh","year":"2019","unstructured":"Rakesh S, Grace K S V. A comprehensive review on the VLSI design performance of different Parallel Prefix Adders. Mater Today-Proc, 2019, 11: 1001\u20131009","journal-title":"Mater Today-Proc"},{"key":"4155_CR61","first-page":"734","volume-title":"Proceedings of International Conference on Computer Aided Design","author":"J Liu","year":"2003","unstructured":"Liu J, Zhou S, Zhu H, et al. An algorithmic approach for generic parallel adders. In: Proceedings of International Conference on Computer Aided Design, 2003. 734\u2013740"},{"key":"4155_CR62","doi-asserted-by":"publisher","first-page":"435","DOI":"10.1145\/1228784.1228886","volume-title":"Proceedings of the 17th ACM Great Lakes Symposium on VLSI","author":"T Matsunaga","year":"2007","unstructured":"Matsunaga T, Matsunaga Y. Area minimization algorithm for parallel prefix adders under bitwise delay constraints. In: Proceedings of the 17th ACM Great Lakes Symposium on VLSI, 2007. 435\u2013440"},{"key":"4155_CR63","first-page":"1","volume-title":"Proceedings of the 50th Annual Design Automation Conference","author":"S Roy","year":"2013","unstructured":"Roy S, Choudhury M, Puri R, et al. Towards optimal performance-area trade-off in adders by synthesis of parallel prefix structures. In: Proceedings of the 50th Annual Design Automation Conference, 2013. 1\u20138"},{"key":"4155_CR64","doi-asserted-by":"publisher","first-page":"14","DOI":"10.1109\/PGEC.1964.263830","volume":"EC-13","author":"C S Wallace","year":"1964","unstructured":"Wallace C S. A suggestion for a fast multiplier. IEEE Trans Electron Comput, 1964, EC-13: 14\u201317","journal-title":"IEEE Trans Electron Comput"},{"key":"4155_CR65","volume-title":"Some Schemes for Parallel Multipliers","author":"L Dadda","year":"1990","unstructured":"Dadda L. Some Schemes for Parallel Multipliers. Palo Alto: IEEE Computer Society Press, 1990"},{"key":"4155_CR66","first-page":"374","volume-title":"Proceedings of Design, Automation & Test in Europe Conference & Exhibition (DATE)","author":"W Xiao","year":"2021","unstructured":"Xiao W, Qian W, Liu W. GOMIL: global optimization of multiplier by integer linear programming. In: Proceedings of Design, Automation & Test in Europe Conference & Exhibition (DATE), 2021. 374\u2013379"},{"key":"4155_CR67","volume-title":"Designware ip","author":"Synopsys","year":"2015","unstructured":"Synopsys. Designware ip. http:\/\/www.synopsys.com\/designware, 2015"},{"key":"4155_CR68","unstructured":"Corporation S P E. SPEC CPU 2017 benchmark. https:\/\/www.spec.org\/cpu2017\/"},{"key":"4155_CR69","doi-asserted-by":"publisher","first-page":"550","DOI":"10.1038\/s43588-021-00113-z","volume":"1","author":"M Haseeb","year":"2021","unstructured":"Haseeb M, Saeed F. High performance computing framework for tera-scale database search of mass spectrometry data. Nat Comput Sci, 2021, 1: 550\u2013561","journal-title":"Nat Comput Sci"},{"key":"4155_CR70","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-9003-7","volume-title":"Introduction to Cryptography","author":"J Buchmann","year":"2004","unstructured":"Buchmann J. Introduction to Cryptography. New York: Springer, 2004"},{"key":"4155_CR71","volume-title":"Digital Signal Processing: Concepts and Applications","author":"B Mulgrew","year":"2002","unstructured":"Mulgrew B, Grant P, Thompson J. Digital Signal Processing: Concepts and Applications. London: Red Globe Press, 2002"},{"key":"4155_CR72","first-page":"304","volume-title":"Proceedings of IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS)","author":"A Parashar","year":"2019","unstructured":"Parashar A, Raina P, Shao Y S, et al. Timeloop: a systematic approach to DNN accelerator evaluation. In: Proceedings of IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS), 2019. 304\u2013315"},{"key":"4155_CR73","volume-title":"Proceedings of IEEE\/ACM International Conference On Computer Aided Design (ICCAD)","author":"C Bai","year":"2021","unstructured":"Bai C, Sun Q, Zhai J, et al. BOOM-Explorer: RISC-V BOOM microarchitecture design space exploration framework. In: Proceedings of IEEE\/ACM International Conference On Computer Aided Design (ICCAD), 2021"},{"key":"4155_CR74","first-page":"207","volume-title":"Proceedings of the 29th Asia and South Pacific Design Automation Conference (ASP-DAC)","author":"S Chen","year":"2024","unstructured":"Chen S, Zheng S, Bai C, et al. SoC-Tuner: an importance-guided exploration framework for DNN-targeting soc design. In: Proceedings of the 29th Asia and South Pacific Design Automation Conference (ASP-DAC), 2024. 207\u2013212"},{"key":"4155_CR75","first-page":"40","volume-title":"Proceedings of IEEE 24th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM)","author":"S I Venieris","year":"2016","unstructured":"Venieris S I, Bouganis C S. fpgaConvNet: a framework for mapping convolutional neural networks on FPGAs. In: Proceedings of IEEE 24th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM), 2016. 40\u201347"},{"key":"4155_CR76","volume-title":"Search for optimal systolic arrays: a comprehensive automated exploration framework and lessons learned","author":"J Wang","year":"2021","unstructured":"Wang J, Cong J. Search for optimal systolic arrays: a comprehensive automated exploration framework and lessons learned. 2021. ArXiv:2111.14252"},{"key":"4155_CR77","doi-asserted-by":"publisher","first-page":"27","DOI":"10.1145\/3503222.3507767","volume-title":"Proceedings of the 27th ACM International Conference on Architectural Support for Programming Languages and Operating Systems","author":"D Zhang","year":"2022","unstructured":"Zhang D, Huda S, Songhori E, et al. A full-stack search technique for domain optimized deep learning accelerators. In: Proceedings of the 27th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, 2022. 27\u201342"},{"key":"4155_CR78","first-page":"268","volume-title":"Proceedings of IEEE\/ACM International Symposium on Microarchitecture (MICRO)","author":"C Bai","year":"2023","unstructured":"Bai C, Huang J, Wei X, et al. ArchExplorer: microarchitecture exploration via bottleneck analysis. In: Proceedings of IEEE\/ACM International Symposium on Microarchitecture (MICRO), 2023. 268\u2013282"},{"key":"4155_CR79","first-page":"87","volume-title":"Proceedings of the 28th ACM International Conference on Architectural Support for Programming Languages and Operating Systems","author":"S Dave","year":"2023","unstructured":"Dave S, Nowatzki T, Shrivastava A. Explainable-DSE: an agile and explainable exploration of efficient HW\/SW codesigns of deep learning accelerators using bottleneck analysis. In: Proceedings of the 28th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, 2023. 87\u2013107"},{"key":"4155_CR80","first-page":"43","volume-title":"CAD for Analog\/Mixed-Signal Integrated Circuits","author":"A F Budak","year":"2023","unstructured":"Budak A F, Pan D Z, Chen H, et al. CAD for Analog\/Mixed-Signal Integrated Circuits. Piscataway: Wiley Press, 2023. 43\u201360"},{"key":"4155_CR81","first-page":"307","volume-title":"Machine Learning for Analog Circuit Sizing","author":"A F Budak","year":"2022","unstructured":"Budak A F, Zhang S, Liu M, et al. Machine Learning for Analog Circuit Sizing. Cham: Springer International Publishing, 2022. 307\u2013335"},{"key":"4155_CR82","doi-asserted-by":"publisher","first-page":"111407","DOI":"10.1088\/1674-4926\/41\/11\/111407","volume":"41","author":"H Chen","year":"2020","unstructured":"Chen H, Liu M, Tang X, et al. Challenges and opportunities toward fully automated analog layout design. J Semicond, 2020, 41: 111407","journal-title":"J Semicond"},{"key":"4155_CR83","doi-asserted-by":"publisher","first-page":"4325","DOI":"10.1109\/TCAD.2020.2977605","volume":"39","author":"Z Zhao","year":"2020","unstructured":"Zhao Z, Zhang L. An automated topology synthesis framework for analog integrated circuits. IEEE Trans Comput-Aided Des Integr Circ Syst, 2020, 39: 4325\u20134337","journal-title":"IEEE Trans Comput-Aided Des Integr Circ Syst"},{"key":"4155_CR84","first-page":"1954","volume":"65","author":"W Lyu","year":"2018","unstructured":"Lyu W, Xue P, Yang F, et al. An efficient Bayesian optimization approach for automated optimization of analog circuits. IEEE Trans Circ Syst I, 2018, 65: 1954\u20131967","journal-title":"IEEE Trans Circ Syst I"},{"key":"4155_CR85","volume-title":"Proceedings of IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)","author":"K Zhu","year":"2020","unstructured":"Zhu K, Chen H, Liu M, et al. Effective analog\/mixed-signal circuit placement considering system signal flow. In: Proceedings of IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), 2020"},{"key":"4155_CR86","first-page":"207","volume-title":"Proceedings of IEEE 40th International Conference on Computer Design (ICCD)","author":"N Wu","year":"2022","unstructured":"Wu N, Xie Y, Hao C. AI-assisted synthesis in next generation EDA: promises, challenges, and prospects. In: Proceedings of IEEE 40th International Conference on Computer Design (ICCD), 2022. 207\u2013214"},{"key":"4155_CR87","doi-asserted-by":"publisher","first-page":"109564","DOI":"10.1109\/ACCESS.2023.3322358","volume":"11","author":"P Goswami","year":"2023","unstructured":"Goswami P, Bhatia D. Application of machine learning in FPGA EDA tool development. IEEE Access, 2023, 11: 109564","journal-title":"IEEE Access"},{"key":"4155_CR88","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/3563391","volume":"28","author":"D Koblah","year":"2023","unstructured":"Koblah D, Acharya R, Capecci D, et al. A survey and perspective on artificial intelligence for security-aware electronic design automation. ACM Trans Des Autom Electron Syst, 2023, 28: 1\u201357","journal-title":"ACM Trans Des Autom Electron Syst"},{"key":"4155_CR89","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/3451179","volume":"26","author":"G Huang","year":"2021","unstructured":"Huang G, Hu J, He Y, et al. Machine learning for electronic design automation: a survey. ACM Trans Des Autom Electron Syst, 2021, 26: 1\u201346","journal-title":"ACM Trans Des Autom Electron Syst"},{"key":"4155_CR90","first-page":"1","volume-title":"Proceedings of ACM\/IEEE 3rd Workshop on Machine Learning for CAD (MLCAD)","author":"D S Lopera","year":"2021","unstructured":"Lopera D S, Servadei L, Kiprit G N, et al. A survey of graph neural networks for electronic design automation. In: Proceedings of ACM\/IEEE 3rd Workshop on Machine Learning for CAD (MLCAD), 2021. 1\u20136"},{"key":"4155_CR91","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/3626322","volume":"28","author":"Y Lin","year":"2023","unstructured":"Lin Y, Ziv A, Ren H. Introduction to the special issue on machine learning for CAD\/EDA. ACM Trans Des Autom Electron Syst, 2023, 28: 1\u20132","journal-title":"ACM Trans Des Autom Electron Syst"},{"key":"4155_CR92","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-031-13074-8","volume-title":"Machine Learning Applications in Electronic Design Automation","author":"H Ren","year":"2022","unstructured":"Ren H, Hu J. Machine Learning Applications in Electronic Design Automation. Berlin: Springer, 2022"},{"key":"4155_CR93","volume-title":"Proceedings of IEEE International Symposium on High Performance Computer Architecture (HPCA)","author":"P Joseph","year":"2006","unstructured":"Joseph P, Vaswani K, Thazhuthaveetil M J. Construction and use of linear regression models for processor performance analysis. In: Proceedings of IEEE International Symposium on High Performance Computer Architecture (HPCA), 2006"},{"key":"4155_CR94","volume-title":"Proceedings of International Conference on Machine Learning (ICML)","author":"C Mendis","year":"2019","unstructured":"Mendis C, Renda A, Amarasinghe S, et al. Ithemal: accurate, portable and fast basic block throughput estimation using deep neural networks. In: Proceedings of International Conference on Machine Learning (ICML), 2019"},{"key":"4155_CR95","first-page":"1","volume-title":"Proceedings of IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)","author":"J Zhai","year":"2021","unstructured":"Zhai J, Bai C, Zhu B, et al. McPAT-Calib: a microarchitecture power modeling framework for modern CPUs. In: Proceedings of IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), 2021. 1\u20139"},{"key":"4155_CR96","first-page":"1","volume-title":"Proceedings of IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)","author":"Q Zhang","year":"2023","unstructured":"Zhang Q, Li S, Zhou G, et al. PANDA: architecture-level power evaluation by unifying analytical and machine learning solutions. In: Proceedings of IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), 2023. 1\u20139"},{"key":"4155_CR97","volume-title":"Proceedings of IEEE\/ACM International Symposium on Microarchitecture (MICRO)","author":"N Ardalani","year":"2015","unstructured":"Ardalani N, Lestourgeon C, Sankaralingam K, et al. Cross-architecture performance prediction (XAPP) using CPU code to predict GPU performance. In: Proceedings of IEEE\/ACM International Symposium on Microarchitecture (MICRO), 2015"},{"key":"4155_CR98","volume-title":"Proceedings of IEEE International Symposium on High Performance Computer Architecture (HPCA)","author":"G Wu","year":"2015","unstructured":"Wu G, Greathouse J L, Lyashevsky A, et al. GPGPU performance and power estimation using machine learning. In: Proceedings of IEEE International Symposium on High Performance Computer Architecture (HPCA), 2015"},{"key":"4155_CR99","first-page":"354","volume-title":"Proceedings of IEEE\/ACM Proceedings Design, Automation and Test in Europe (DATE)","author":"Z Qian","year":"2013","unstructured":"Qian Z, Juan D C, Bogdan P, et al. SVR-NoC: a performance analysis tool for network-on-chips using learning-based support vector regression model. In: Proceedings of IEEE\/ACM Proceedings Design, Automation and Test in Europe (DATE), 2013. 354\u2013357"},{"key":"4155_CR100","first-page":"413","volume-title":"Proceedings of IEEE\/ACM International Symposium on Microarchitecture (MICRO)","author":"Z Shi","year":"2019","unstructured":"Shi Z, Huang X, Jain A, et al. Applying deep learning to the cache replacement problem. In: Proceedings of IEEE\/ACM International Symposium on Microarchitecture (MICRO), 2019. 413\u2013425"},{"key":"4155_CR101","volume-title":"Proceedings of IEEE\/ACM International Symposium on Microarchitecture (MICRO)","author":"R Bera","year":"2021","unstructured":"Bera R, Kanellopoulos K, Nori A, et al. Pythia: a customizable hardware prefetching framework using online reinforcement learning. In: Proceedings of IEEE\/ACM International Symposium on Microarchitecture (MICRO), 2021"},{"key":"4155_CR102","volume-title":"Proceedings of Great Lakes Symposium on VLSI","author":"S Lu","year":"2015","unstructured":"Lu S, Tessier R, Burleson W. Reinforcement learning for thermal-aware many-core task allocation. In: Proceedings of Great Lakes Symposium on VLSI, 2015"},{"key":"4155_CR103","volume-title":"Proceedings of ACM SIGPLAN\/SIGBED Conference on Languages, Compilers, and Tools for Embedded Systems (LCTES)","author":"N AbouGhazaleh","year":"2007","unstructured":"AbouGhazaleh N, Ferreira A, Rusu C, et al. Integrated CPU and L2 cache voltage scaling using machine learning. In: Proceedings of ACM SIGPLAN\/SIGBED Conference on Languages, Compilers, and Tools for Embedded Systems (LCTES), 2007"},{"key":"4155_CR104","first-page":"485","volume-title":"Proceedings of IEEE\/ACM International Symposium on Microarchitecture (MICRO)","author":"C Dubach","year":"2010","unstructured":"Dubach C, Jones T M, Bonilla E V, et al. A predictive model for dynamic microarchitectural adaptivity control. In: Proceedings of IEEE\/ACM International Symposium on Microarchitecture (MICRO), 2010. 485\u2013496"},{"key":"4155_CR105","first-page":"622","volume-title":"Proceedings of IEEE\/ACM International Symposium on Microarchitecture (MICRO)","author":"S C Kao","year":"2020","unstructured":"Kao S C, Jeong G, Krishna T. ConfuciuX: autonomous hardware resource assignment for DNN accelerators using reinforcement learning. In: Proceedings of IEEE\/ACM International Symposium on Microarchitecture (MICRO), 2020. 622\u2013636"},{"key":"4155_CR106","volume-title":"Proceedings of Symposium on Field-Programmable Custom Computing Machines (FCCM)","author":"S Dai","year":"2018","unstructured":"Dai S, Zhou Y, Zhang H, et al. Fast and accurate estimation of quality of results in high-level synthesis with machine learning. In: Proceedings of Symposium on Field-Programmable Custom Computing Machines (FCCM), 2018"},{"key":"4155_CR107","volume-title":"Proceedings of International Conference on Field-Programmable Logic and Applications (FPL)","author":"H M Makrani","year":"2019","unstructured":"Makrani H M, Farahmand F, Sayadi H, et al. Pyramid: machine learning framework to estimate the optimal timing and resource usage of a high-level synthesis design. In: Proceedings of International Conference on Field-Programmable Logic and Applications (FPL), 2019"},{"key":"4155_CR108","first-page":"1","volume-title":"Proceedings of IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)","author":"E Ustun","year":"2020","unstructured":"Ustun E, Deng C, Pal D, et al. Accurate operation delay prediction for FPGA HLS using graph neural networks. In: Proceedings of IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), 2020. 1\u20139"},{"key":"4155_CR109","first-page":"1130","volume-title":"Proceedings of Design, Automation & Test in Europe Conference & Exhibition (DATE)","author":"J Zhao","year":"2019","unstructured":"Zhao J, Liang T, Sinha S, et al. Machine learning based routing congestion prediction in FPGA high-level synthesis. In: Proceedings of Design, Automation & Test in Europe Conference & Exhibition (DATE), 2019. 1130\u20131135"},{"key":"4155_CR110","first-page":"1341","volume-title":"Proceedings of IEEE\/ACM Proceedings Design, Automation and Test in Europe (DATE)","author":"Z Lin","year":"2022","unstructured":"Lin Z, Yuan Z, Zhao J, et al. PowerGear: early-stage power estimation in FPGA HLS via heterogeneous edge-centric GNNs. In: Proceedings of IEEE\/ACM Proceedings Design, Automation and Test in Europe (DATE), 2022. 1341\u20131346"},{"key":"4155_CR111","volume-title":"Proceedings of Design Automation Conference (DAC)","author":"H Y Liu","year":"2013","unstructured":"Liu H Y, Carloni L P. On learning-based methods for design-space exploration with high-level synthesis. In: Proceedings of Design Automation Conference (DAC), 2013"},{"key":"4155_CR112","first-page":"918","volume-title":"Proceedings of IEEE\/ACM Proceedings Design, Automation and Test in Europe (DATE)","author":"P Meng","year":"2016","unstructured":"Meng P, Althoff A, Gautier Q, et al. Adaptive threshold non-Pareto elimination: re-thinking machine learning for system level design space exploration on FPGAs. In: Proceedings of IEEE\/ACM Proceedings Design, Automation and Test in Europe (DATE), 2016. 918\u2013923"},{"key":"4155_CR113","first-page":"1","volume-title":"Proceedings of IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)","author":"R G Kim","year":"2018","unstructured":"Kim R G, Doppa J R, Pande P P. Machine learning for design space exploration and optimization of manycore systems. In: Proceedings of IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), 2018. 1\u20136"},{"key":"4155_CR114","first-page":"1","volume-title":"Proceedings of Electronic System Level Synthesis Conference (ESLsyn)","author":"A Mahapatra","year":"2014","unstructured":"Mahapatra A, Schafer B C. Machine-learning based simulated annealer method for high level synthesis design space exploration. In: Proceedings of Electronic System Level Synthesis Conference (ESLsyn), 2014. 1\u20136"},{"key":"4155_CR115","first-page":"1","volume-title":"Proceedings of ACM\/IEEE Design Automation Conference (DAC)","author":"Z Wang","year":"2020","unstructured":"Wang Z, Schafer B C. Machine leaming to set meta-heuristic specific parameters for high-level synthesis design space exploration. In: Proceedings of ACM\/IEEE Design Automation Conference (DAC), 2020. 1\u20136"},{"key":"4155_CR116","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/3503540","volume":"27","author":"Q Sun","year":"2022","unstructured":"Sun Q, Chen T, Liu S, et al. Correlated multi-objective multi-fidelity optimization for HLS directives design. ACM Trans Des Autom Electron Syst, 2022, 27: 1\u201327","journal-title":"ACM Trans Des Autom Electron Syst"},{"key":"4155_CR117","first-page":"1","volume-title":"Proceedings of IEEE\/ACM International Conference on Computer Aided Design (ICCAD)","author":"Z Yu","year":"2023","unstructured":"Yu Z, Bail C, Hu S, et al. IT-DSE: invariance risk minimized transfer microarchitecture design space exploration. In: Proceedings of IEEE\/ACM International Conference on Computer Aided Design (ICCAD), 2023. 1\u20139"},{"key":"4155_CR118","first-page":"1055","volume-title":"Proceedings of IEEE\/ACM International Symposium on Computer Architecture (ISCA)","author":"Q Xiao","year":"2021","unstructured":"Xiao Q, Zheng S, Wu B, et al. HASCO: towards agile hardware and software co-design for tensor computation. In: Proceedings of IEEE\/ACM International Symposium on Computer Architecture (ISCA), 2021. 1055\u20131068"},{"key":"4155_CR119","volume-title":"Proceedings of International Symposium on Computer Architecture (ISCA)","author":"C Xu","year":"2022","unstructured":"Xu C, Kjellqvist C, Wills L W. SNS\u2019s not a synthesizer: a deep-learning-based synthesis predictor. In: Proceedings of International Symposium on Computer Architecture (ISCA), 2022"},{"key":"4155_CR120","volume-title":"Proceedings of the 41st IEEE\/ACM International Conference on Computer-Aided Design","author":"P Sengupta","year":"2022","unstructured":"Sengupta P, Tyagi A, Chen Y, et al. How good is your Verilog RTL code? A quick answer from machine learning. In: Proceedings of the 41st IEEE\/ACM International Conference on Computer-Aided Design, 2022"},{"key":"4155_CR121","first-page":"167","volume-title":"Proceedings of IEEE\/ACM International Symposium on Microarchitecture","author":"C Xu","year":"2023","unstructured":"Xu C, Sharma P, Wang T, et al. Fast, robust and transferable prediction for hardware logic synthesis. In: Proceedings of IEEE\/ACM International Symposium on Microarchitecture, 2023. 167\u2013179"},{"key":"4155_CR122","volume-title":"Proceedings of IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)","author":"W Fang","year":"2023","unstructured":"Fang W, Lu Y, Liu S, et al. MasterRTL: a pre-synthesis PPA estimation framework for any RTL design. In: Proceedings of IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), 2023"},{"key":"4155_CR123","volume-title":"Proceedings of IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)","author":"D S Lopera","year":"2022","unstructured":"Lopera D S, Ecker W. Applying GNNs to timing estimation at RTL. In: Proceedings of IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), 2022"},{"key":"4155_CR124","volume-title":"Proceedings of International Conference on Application-specific Systems, Architectures and Processors (ASAP)","author":"N Wu","year":"2022","unstructured":"Wu N, Lee J, Xie Y, et al. LOSTIN: logic optimization via spatio-temporal information with hybrid graph models. In: Proceedings of International Conference on Application-specific Systems, Architectures and Processors (ASAP), 2022"},{"key":"4155_CR125","volume-title":"Proceedings of Design Automation Conference (DAC)","author":"Y Zhou","year":"2019","unstructured":"Zhou Y, Ren H, Zhang Y, et al. PRIMAL: power inference using machine learning. In: Proceedings of Design Automation Conference (DAC), 2019"},{"key":"4155_CR126","volume-title":"Proceedings of IEEE\/ACM Proceedings Design, Automation and Test in Europe (DATE)","author":"D Lee","year":"2015","unstructured":"Lee D, John L K, Gerstlauer A. Dynamic power and performance back-annotation for fast and accurate functional hardware simulation. In: Proceedings of IEEE\/ACM Proceedings Design, Automation and Test in Europe (DATE), 2015"},{"key":"4155_CR127","volume-title":"Proceedings of ACM\/IEEE Workshop on Machine Learning for CAD (MLCAD)","author":"A K A Kumar","year":"2019","unstructured":"Kumar A K A, Gerstlauer A. Learning-based CPU power modeling. In: Proceedings of ACM\/IEEE Workshop on Machine Learning for CAD (MLCAD), 2019"},{"key":"4155_CR128","volume-title":"Proceedings of IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)","author":"Z Xie","year":"2022","unstructured":"Xie Z, Li S, Ma M, et al. DEEP: developing extremely efficient runtime on-chip power meters. In: Proceedings of IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), 2022"},{"key":"4155_CR129","volume-title":"Proceedings of IEEE\/ACM Proceedings Design, Automation and Test in Europe (DATE)","author":"D Zoni","year":"2018","unstructured":"Zoni D, Cremona L, Fornaciari W. PowerProbe: run-time power modeling through automatic RTL instrumentation. In: Proceedings of IEEE\/ACM Proceedings Design, Automation and Test in Europe (DATE), 2018"},{"key":"4155_CR130","volume-title":"Proceedings of IEEE\/ACM Proceedings Design, Automation and Test in Europe (DATE)","author":"D J Pagliari","year":"2018","unstructured":"Pagliari D J, Peluso V, Chen Y, et al. ALL-digital embedded meters for on-line power estimation. In: Proceedings of IEEE\/ACM Proceedings Design, Automation and Test in Europe (DATE), 2018"},{"key":"4155_CR131","volume-title":"Proceedings of IEEE\/ACM International Symposium on Microarchitecture (MICRO)","author":"Z Xie","year":"2021","unstructured":"Xie Z, Xu X, Walker M, et al. APOLLO: an automated power modeling framework for runtime power introspection in high-volume commercial microprocessors. In: Proceedings of IEEE\/ACM International Symposium on Microarchitecture (MICRO), 2021"},{"key":"4155_CR132","volume-title":"Proceedings of IEEE\/ACM International Symposium on Microarchitecture (MICRO)","author":"D Kim","year":"2019","unstructured":"Kim D, Zhao J, Bachrach J, et al. Simmani: runtime power modeling for arbitrary RTL with automatic signal selection. In: Proceedings of IEEE\/ACM International Symposium on Microarchitecture (MICRO), 2019"},{"key":"4155_CR133","volume-title":"Proceedings of IEEE\/ACM Asia and South Pacific Design Automation Conference (ASPDAC)","author":"J Yang","year":"2015","unstructured":"Yang J, Ma L, Zhao K, et al. Early stage real-time SoC power estimation using RTL instrumentation. In: Proceedings of IEEE\/ACM Asia and South Pacific Design Automation Conference (ASPDAC), 2015"},{"key":"4155_CR134","volume-title":"Proceedings of ACM\/IEEE Design Automation Conference (DAC)","author":"S Fine","year":"2003","unstructured":"Fine S, Ziv A. Coverage directed test generation for functional verification using Bayesian networks. In: Proceedings of ACM\/IEEE Design Automation Conference (DAC), 2003"},{"key":"4155_CR135","first-page":"23491","volume":"34","author":"S Vasudevan","year":"2021","unstructured":"Vasudevan S, Jiang W J, Bieber D, et al. Learning semantic representations to verify hardware designs. In: Proceedings of Advances in Neural Information Processing Systems (NeurIPS), 2021. 34: 23491\u201323504","journal-title":"Proceedings of Advances in Neural Information Processing Systems (NeurIPS)"},{"key":"4155_CR136","volume-title":"Proceedings of ACM\/IEEE Design Automation Conference (DAC)","author":"Y Katz","year":"2011","unstructured":"Katz Y, Rimon M, Ziv A, et al. Learning microarchitectural behaviors to improve stimuli generation quality. In: Proceedings of ACM\/IEEE Design Automation Conference (DAC), 2011"},{"key":"4155_CR137","first-page":"1026","volume-title":"Proceedings of Design, Automation & Test in Europe Conference & Exhibition (DATE)","author":"S Rai","year":"2021","unstructured":"Rai S, Neto W L, Miyasaka Y, et al. Logic synthesis meets machine learning: trading exactness for generalization. In: Proceedings of Design, Automation & Test in Europe Conference & Exhibition (DATE), 2021. 1026\u20131031"},{"key":"4155_CR138","volume-title":"Proceedings of Machine Learning Applications in Electronic Design Automation","author":"A B Kahng","year":"2022","unstructured":"Kahng A B, Wang Z. ML for design QoR prediction. In: Proceedings of Machine Learning Applications in Electronic Design Automation, 2022"},{"key":"4155_CR139","first-page":"2","volume-title":"Proceedings of the Design and Verification Conference (DVCON-USA)","author":"S Gogri","year":"2020","unstructured":"Gogri S, Hu J, Tyagi A, et al. Machine learning-guided stimulus generation for functional verification. In: Proceedings of the Design and Verification Conference (DVCON-USA), 2020. 2\u20135"},{"key":"4155_CR140","doi-asserted-by":"publisher","first-page":"1171","DOI":"10.1109\/TCAD.2022.3199172","volume":"42","author":"Z Xie","year":"2022","unstructured":"Xie Z, Pan J, Chang C C, et al. The dark side: security and reliability concerns in machine learning for EDA. IEEE Trans Comput-Aided Des Integr Circ Syst, 2022, 42: 1171\u20131184","journal-title":"IEEE Trans Comput-Aided Des Integr Circ Syst"},{"key":"4155_CR141","first-page":"1","volume-title":"Proceedings of IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)","author":"W L Neto","year":"2019","unstructured":"Neto W L, Austin M, Temple S, et al. LSOracle: a logic synthesis framework driven by artificial intelligence. In: Proceedings of IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), 2019. 1\u20136"},{"key":"4155_CR142","first-page":"859","volume-title":"Proceedings of ACM\/IEEE Design Automation Conference (DAC)","author":"W L Neto","year":"2021","unstructured":"Neto W L, Moreira M T, Li Y, et al. SLAP: a supervised learning approach for priority cuts technology mapping. In: Proceedings of ACM\/IEEE Design Automation Conference (DAC), 2021. 859\u2013864"},{"key":"4155_CR143","first-page":"530","volume-title":"Proceedings of IEEE\/ACM Asia and South Pacific Design Automation Conference (ASPDAC)","author":"W L Neto","year":"2021","unstructured":"Neto W L, Moreira M T, Amaru L, et al. Read your circuit: leveraging word embedding to guide logic optimization. In: Proceedings of IEEE\/ACM Asia and South Pacific Design Automation Conference (ASPDAC), 2021. 530\u2013535"},{"key":"4155_CR144","volume-title":"Proceedings of ACM\/IEEE Design Automation Conference (DAC)","author":"C Yu","year":"2018","unstructured":"Yu C, Xiao H, Micheli G. Developing synthesis flows without human knowledge. In: Proceedings of ACM\/IEEE Design Automation Conference (DAC), 2018"},{"key":"4155_CR145","first-page":"55","volume-title":"Proceedings of ACM\/IEEE Workshop on Machine Learning for CAD (MLCAD)","author":"C Yu","year":"2020","unstructured":"Yu C, Zhou W. Decision making in synthesis cross technologies using LSTMs and transfer learning. In: Proceedings of ACM\/IEEE Workshop on Machine Learning for CAD (MLCAD), 2020. 55\u201360"},{"key":"4155_CR146","first-page":"1","volume-title":"Proceedings of IEEE\/ACM International Conference on Computer Aided Design (ICCAD)","author":"Z Pei","year":"2023","unstructured":"Pei Z, Liu F, He Z, et al. AlphaSyn: logic synthesis optimization with efficient Monte Carlo tree search. In: Proceedings of IEEE\/ACM International Conference on Computer Aided Design (ICCAD), 2023. 1\u20139"},{"key":"4155_CR147","first-page":"1","volume-title":"Proceedings of IEEE\/ACM International Conference on Computer Aided Design (ICCAD)","author":"J Yuan","year":"2023","unstructured":"Yuan J, Wang P, Ye J, et al. EasySO: exploration-enhanced reinforcement learning for logic synthesis sequence optimization and a comprehensive RL environment. In: Proceedings of IEEE\/ACM International Conference on Computer Aided Design (ICCAD), 2023. 1\u20139"},{"key":"4155_CR148","doi-asserted-by":"publisher","first-page":"4667","DOI":"10.1109\/TCAD.2022.3149977","volume":"41","author":"Z Xie","year":"2022","unstructured":"Xie Z, Liang R, Xu X, et al. Preplacement net length and timing estimation by customized graph neural network. IEEE Trans Comput-Aided Des Integr Circ Syst, 2022, 41: 4667\u20134680","journal-title":"IEEE Trans Comput-Aided Des Integr Circ Syst"},{"key":"4155_CR149","doi-asserted-by":"publisher","first-page":"17087","DOI":"10.1609\/aaai.v38i15.29653","volume":"38","author":"R Zhong","year":"2024","unstructured":"Zhong R, Ye J, Tang Z, et al. PreRoutGNN for timing prediction with order preserving partition: global circuit pre-training, local delay learning and attentional cell modeling. AAAI, 2024, 38: 17087\u201317095","journal-title":"AAAI"},{"key":"4155_CR150","volume-title":"Proceedings of Design Automation Conference (DAC)","author":"Y Zhang","year":"2020","unstructured":"Zhang Y, Ren H, Khailany B. GRANNITE: graph neural network inference for transferable power estimation. In: Proceedings of Design Automation Conference (DAC), 2020"},{"key":"4155_CR151","first-page":"1","volume-title":"Proceedings of IEEE International Symposium on Circuits and Systems (ISCAS)","author":"M Rakesh","year":"2023","unstructured":"Rakesh M, Das P, Terkar A, et al. GRASPE: accurate post-synthesis power estimation from RTL using graph representation learning. In: Proceedings of IEEE International Symposium on Circuits and Systems (ISCAS), 2023. 1\u20135"},{"key":"4155_CR152","volume-title":"DeepSeq: deep sequential circuit learning","author":"S Khan","year":"2023","unstructured":"Khan S, Shi Z, Li M, et al. DeepSeq: deep sequential circuit learning. 2023. ArXiv:2302.13608"},{"key":"4155_CR153","first-page":"1","volume-title":"Proceedings of IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)","author":"S D Chowdhury","year":"2021","unstructured":"Chowdhury S D, Yang K, Nuzzo P. ReIGNN: state register identification using graph neural networks for circuit reverse engineering. In: Proceedings of IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), 2021. 1\u20139"},{"key":"4155_CR154","doi-asserted-by":"publisher","first-page":"2435","DOI":"10.1109\/TCAD.2021.3110807","volume":"41","author":"L Alrahis","year":"2021","unstructured":"Alrahis L, Sengupta A, Knechtel J, et al. GNN-RE: graph neural networks for reverse engineering of gate-level netlists. IEEE Trans Comput-Aided Des Integr Circ Syst, 2021, 41: 2435\u20132448","journal-title":"IEEE Trans Comput-Aided Des Integr Circ Syst"},{"key":"4155_CR155","first-page":"1","volume-title":"Proceedings of IEEE\/ACM International Conference on Computer Aided Design (ICCAD)","author":"Z He","year":"2021","unstructured":"He Z, Wang Z, Bail C, et al. Graph learning-based arithmetic block identification. In: Proceedings of IEEE\/ACM International Conference on Computer Aided Design (ICCAD), 2021. 1\u20138"},{"key":"4155_CR156","volume-title":"Proceedings of ACM\/IEEE Design Automation Conference (DAC)","author":"N Wu","year":"2023","unstructured":"Wu N, Li Y, Hao C, et al. Gamora: graph learning based symbolic reasoning for large-scale Boolean networks. In: Proceedings of ACM\/IEEE Design Automation Conference (DAC), 2023"},{"key":"4155_CR157","first-page":"1","volume-title":"Proceedings of ACM\/IEEE 5th Workshop on Machine Learning for CAD (MLCAD)","author":"Y Shin","year":"2023","unstructured":"Shin Y. AI-EDA: toward a holistic approach to AI-powered EDA. In: Proceedings of ACM\/IEEE 5th Workshop on Machine Learning for CAD (MLCAD), 2023. 1\u20133"},{"key":"4155_CR158","doi-asserted-by":"publisher","first-page":"102048","DOI":"10.1016\/j.vlsi.2023.06.002","volume":"93","author":"D Amuru","year":"2023","unstructured":"Amuru D, Zahra A, Vudumula H V, et al. AI\/ML algorithms and applications in VLSI design and technology. Integration, 2023, 93: 102048","journal-title":"Integration"},{"key":"4155_CR159","first-page":"55","volume-title":"Proceedings of the International Symposium on Physical Design","author":"W Li","year":"2021","unstructured":"Li W, Chen G, Yang H, et al. Learning point clouds in EDA. In: Proceedings of the International Symposium on Physical Design, 2021. 55\u201362"},{"key":"4155_CR160","doi-asserted-by":"publisher","first-page":"17","DOI":"10.1109\/MDAT.2022.3216799","volume":"40","author":"T Chen","year":"2023","unstructured":"Chen T, Zhang G L, Yu B, et al. Machine learning in advanced IC design: a methodological survey. IEEE Des Test, 2023, 40: 17\u201333","journal-title":"IEEE Des Test"},{"key":"4155_CR161","first-page":"756","volume-title":"Proceedings of ACM\/IEEE Design Automation Conference (DAC)","author":"S Ward","year":"2012","unstructured":"Ward S, Ding D, Pan D Z. PADE: a high-performance placer with automatic datapath extraction and evaluation through high dimensional data learning. In: Proceedings of ACM\/IEEE Design Automation Conference (DAC), 2012. 756\u2013761"},{"key":"4155_CR162","first-page":"1","volume-title":"Proceedings of ACM\/IEEE Design Automation Conference (DAC)","author":"Y Lin","year":"2019","unstructured":"Lin Y, Dhar S, Li W, et al. DREAMPlace: deep learning toolkit-enabled GPU acceleration for modern VLSI placement. In: Proceedings of ACM\/IEEE Design Automation Conference (DAC), 2019. 1\u20136"},{"key":"4155_CR163","volume-title":"Proceedings of ACM International Symposium on Physical Design (ISPD)","author":"A Agnesina","year":"2023","unstructured":"Agnesina A, Rajvanshi P, Yang T, et al. AutoDMP: automated DREAMPlace-based macro placement. In: Proceedings of ACM International Symposium on Physical Design (ISPD), 2023"},{"key":"4155_CR164","volume-title":"Proceedings of IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)","author":"Z Xie","year":"2018","unstructured":"Xie Z, Huang Y H, Fang G Q, et al. RouteNet: routability prediction for mixed-size designs using convolutional neural network. In: Proceedings of IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), 2018"},{"key":"4155_CR165","volume-title":"Proceedings of IEEE\/ACM Proceedings Design, Automation and Test in Europe (DATE)","author":"Y H Huang","year":"2019","unstructured":"Huang Y H, Xie Z, Fang G Q, et al. Routability-driven macro placement with embedded CNN-based prediction model. In: Proceedings of IEEE\/ACM Proceedings Design, Automation and Test in Europe (DATE), 2019"},{"key":"4155_CR166","volume-title":"Proceedings of IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)","author":"C C Chang","year":"2021","unstructured":"Chang C C, Pan J, Zhang T, et al. Automatic routability predictor development using neural architecture search. In: Proceedings of IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), 2021"},{"key":"4155_CR167","volume-title":"Proceedings of ACM\/IEEE Design Automation Conference (DAC)","author":"J Pan","year":"2022","unstructured":"Pan J, Chang C C, Xie Z, et al. Towards collaborative intelligence: routability estimation based on decentralized private data. In: Proceedings of ACM\/IEEE Design Automation Conference (DAC), 2022"},{"key":"4155_CR168","first-page":"1","volume-title":"Proceedings of IEEE\/ACM International Conference on Computer Aided Design (ICCAD)","author":"S Zheng","year":"2023","unstructured":"Zheng S, Zou L, Xu P, et al. Lay-Net: grafting netlist knowledge on layout-based congestion prediction. In: Proceedings of IEEE\/ACM International Conference on Computer Aided Design (ICCAD), 2023. 1\u20139"},{"key":"4155_CR169","first-page":"1821","volume-title":"Proceedings of IEEE\/ACM Proceedings Design, Automation and Test in Eurpoe (DATE)","author":"S Liu","year":"2021","unstructured":"Liu S, Sun Q, Liao P, et al. Global placement with deep learning-enabled explicit routability optimization. In: Proceedings of IEEE\/ACM Proceedings Design, Automation and Test in Eurpoe (DATE), 2021. 1821\u20131824"},{"key":"4155_CR170","volume-title":"Proceedings of IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)","author":"J Chen","year":"2020","unstructured":"Chen J, Kuang J, Zhao G, et al. PROS: a plug-in for routability optimization applied in the state-of-the-art commercial EDA tool using deep learning. In: Proceedings of IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), 2020"},{"key":"4155_CR171","first-page":"1","volume-title":"Proceedings of ACM\/IEEE Design Automation Conference (DAC)","author":"S Zheng","year":"2023","unstructured":"Zheng S, Zou L, Liu S, et al. Mitigating distribution shift for congestion optimization in global placement. In: Proceedings of ACM\/IEEE Design Automation Conference (DAC), 2023. 1\u20136"},{"key":"4155_CR172","volume-title":"Proceedings of ACM\/IEEE Design Automation Conference (DAC)","author":"E C Barboza","year":"2019","unstructured":"Barboza E C, Shukla N, Chen Y, et al. Machine learning-based pre-routing timing prediction with reduced pessimism. In: Proceedings of ACM\/IEEE Design Automation Conference (DAC), 2019"},{"key":"4155_CR173","doi-asserted-by":"publisher","first-page":"1213","DOI":"10.1145\/3489517.3530598","volume-title":"Proceedings of ACM\/IEEE Design Automation Conference (DAC)","author":"X He","year":"2022","unstructured":"He X, Fu Z, Wang Y, et al. Accurate timing prediction at placement stage with look-ahead RC network. In: Proceedings of ACM\/IEEE Design Automation Conference (DAC), 2022. 1213\u20131218"},{"key":"4155_CR174","doi-asserted-by":"publisher","first-page":"2227","DOI":"10.1109\/TCAD.2022.3216752","volume":"42","author":"P Cao","year":"2023","unstructured":"Cao P, He G, Yang T. TF-Predictor: transformer-based prerouting path delay prediction framework. IEEE Trans Comput-Aided Des Integr Circ Syst, 2023, 42: 2227\u20132237","journal-title":"IEEE Trans Comput-Aided Des Integr Circ Syst"},{"key":"4155_CR175","doi-asserted-by":"publisher","first-page":"1207","DOI":"10.1145\/3489517.3530597","volume-title":"Proceedings of ACM\/IEEE Design Automation Conference (DAC)","author":"Z Guo","year":"2022","unstructured":"Guo Z, Liu M, Gu J, et al. A timing engine inspired graph neural network model for pre-routing slack prediction. In: Proceedings of ACM\/IEEE Design Automation Conference (DAC), 2022. 1207\u20131212"},{"key":"4155_CR176","first-page":"1","volume-title":"Proceedings of ACM\/IEEE Design Automation Conference (DAC)","author":"Z Wang","year":"2023","unstructured":"Wang Z, Liu S, Pu Y, et al. Restructure-tolerant timing prediction via multimodal fusion. In: Proceedings of ACM\/IEEE Design Automation Conference (DAC), 2023. 1\u20136"},{"key":"4155_CR177","volume-title":"Proceedings of IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)","author":"R Liang","year":"2020","unstructured":"Liang R, Xie Z, Jung J, et al. Routing-free crosstalk prediction. In: Proceedings of IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), 2020"},{"key":"4155_CR178","first-page":"1","volume-title":"Proceedings of ACM\/IEEE Design Automation Conference (DAC)","author":"S Liu","year":"2023","unstructured":"Liu S, Wang Z, Liu F, et al. Concurrent sign-off timing optimization via deep Steiner points refinement. In: Proceedings of ACM\/IEEE Design Automation Conference (DAC), 2023. 1\u20136"},{"key":"4155_CR179","first-page":"603","volume-title":"Proceedings of IEEE International Conference on Computer Design (ICCD)","author":"A B Kahng","year":"2018","unstructured":"Kahng A B, Mallappa U, Saul L. Using machine learning to predict path-based slack from graph-based timing analysis. In: Proceedings of IEEE International Conference on Computer Design (ICCD), 2018. 603\u2013612"},{"key":"4155_CR180","first-page":"547","volume-title":"Proceedings of IEEE\/ACM Asia and South Pacific Design Automation Conference (ASPDAC)","author":"Y Ye","year":"2023","unstructured":"Ye Y, Chen T, Gao Y, et al. Graph-learning-driven path-based timing analysis results predictor from graph-based timing analysis. In: Proceedings of IEEE\/ACM Asia and South Pacific Design Automation Conference (ASPDAC), 2023. 547\u2013552"},{"key":"4155_CR181","volume-title":"Proceedings of IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)","author":"C T Ho","year":"2019","unstructured":"Ho C T, Kahng A B. IncPIRD: fast learning-based prediction of incremental IR drop. In: Proceedings of IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), 2019"},{"key":"4155_CR182","first-page":"1307","volume-title":"Proceedings of IEEE\/ACM Proceedings Design, Automation and Test in Europe (DATE)","author":"C H Pao","year":"2020","unstructured":"Pao C H, Su A Y, Lee Y M. XGBIR: an XGBoost-based IR drop predictor for power delivery network. In: Proceedings of IEEE\/ACM Proceedings Design, Automation and Test in Europe (DATE), 2020. 1307\u20131310"},{"key":"4155_CR183","first-page":"1","volume-title":"Proceedings of IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)","author":"Y C Fang","year":"2018","unstructured":"Fang Y C, Lin H Y, Sui M Y, et al. Machine-learning-based dynamic IR drop prediction for ECO. In: Proceedings of IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), 2018. 1\u20137"},{"key":"4155_CR184","doi-asserted-by":"publisher","first-page":"373","DOI":"10.1109\/TCAD.2020.2995338","volume":"40","author":"M B Alawieh","year":"2020","unstructured":"Alawieh M B, Lin Y, Zhang Z, et al. GAN-SRAF: subresolution assist feature generation using generative adversarial networks. IEEE Trans Comput-Aided Des Integr Circ Syst, 2020, 40: 373\u2013385","journal-title":"IEEE Trans Comput-Aided Des Integr Circ Syst"},{"key":"4155_CR185","doi-asserted-by":"publisher","first-page":"2822","DOI":"10.1109\/TCAD.2019.2939329","volume":"39","author":"H Yang","year":"2020","unstructured":"Yang H, Li S, Deng Z, et al. GAN-OPC: mask optimization with lithography-guided generative adversarial nets. IEEE Trans Comput-Aided Des Integr Circ Syst, 2020, 39: 2822\u20132834","journal-title":"IEEE Trans Comput-Aided Des Integr Circ Syst"},{"key":"4155_CR186","doi-asserted-by":"publisher","first-page":"5020","DOI":"10.1109\/TCAD.2023.3286262","volume":"42","author":"G Chen","year":"2023","unstructured":"Chen G, Yu Z, Liu H, et al. DevelSet: deep neural level set for instant mask optimization. IEEE Trans Comput-Aided Des Integr Circ Syst, 2023, 42: 5020\u20135033","journal-title":"IEEE Trans Comput-Aided Des Integr Circ Syst"},{"key":"4155_CR187","doi-asserted-by":"publisher","first-page":"944","DOI":"10.1109\/TCAD.2023.3323164","volume":"43","author":"B Zhu","year":"2024","unstructured":"Zhu B, Zheng S, Yu Z, et al. L2O-ILT: learning to optimize inverse lithography techniques. IEEE Trans Comput-Aided Des Integr Circ Syst, 2024, 43: 944\u2013955","journal-title":"IEEE Trans Comput-Aided Des Integr Circ Syst"},{"key":"4155_CR188","first-page":"137","volume-title":"Proceedings of SPIE","author":"Y Watanabe","year":"2017","unstructured":"Watanabe Y, Kimura T, Matsunawa T, et al. Accurate lithography simulation model based on convolutional neural networks. In: Proceedings of SPIE, 2017. 137\u2013145"},{"key":"4155_CR189","volume-title":"Proceedings of ACM\/IEEE Design Automation Conference (DAC)","author":"W Ye","year":"2019","unstructured":"Ye W, Alawieh M B, Lin Y, et al. LithoGAN: end-to-end lithography modeling with generative adversarial networks. In: Proceedings of ACM\/IEEE Design Automation Conference (DAC), 2019"},{"key":"4155_CR190","doi-asserted-by":"publisher","first-page":"1900","DOI":"10.1109\/TCAD.2018.2864251","volume":"38","author":"Y Lin","year":"2018","unstructured":"Lin Y, Li M, Watanabe Y, et al. Data efficient lithography modeling with transfer learning and active data selection. IEEE Trans Comput-Aided Des Integr Circ Syst, 2018, 38: 1900\u20131913","journal-title":"IEEE Trans Comput-Aided Des Integr Circ Syst"},{"key":"4155_CR191","first-page":"1","volume-title":"Proceedings of ACM\/IEEE Design Automation Conference (DAC)","author":"G Chen","year":"2023","unstructured":"Chen G, Pei Z, Yang H, et al. Physics-informed optical kernel regression using complex-valued neural fields. In: Proceedings of ACM\/IEEE Design Automation Conference (DAC), 2023. 1\u20136"},{"key":"4155_CR192","doi-asserted-by":"publisher","first-page":"033504","DOI":"10.1117\/1.JMM.16.3.033504","volume":"16","author":"H Yang","year":"2017","unstructured":"Yang H, Luo L, Su J, et al. Imbalance aware lithography hotspot detection: a deep learning approach. J Micro Nanolith MEMS MOEMS, 2017, 16: 033504","journal-title":"J Micro Nanolith MEMS MOEMS"},{"key":"4155_CR193","doi-asserted-by":"publisher","first-page":"013507","DOI":"10.1117\/1.JMM.18.1.013507","volume":"18","author":"J Chen","year":"2019","unstructured":"Chen J, Lin Y, Guo Y, et al. Lithography hotspot detection using a double inception module architecture. J Micro Nanolith MEMS MOEMS, 2019, 18: 013507","journal-title":"J Micro Nanolith MEMS MOEMS"},{"key":"4155_CR194","doi-asserted-by":"publisher","first-page":"1476","DOI":"10.1109\/TCAD.2020.3015918","volume":"40","author":"Y Jiang","year":"2020","unstructured":"Jiang Y, Yang F, Yu B, et al. Efficient layout hotspot detection via binarized residual neural network ensemble. IEEE Trans Comput-Aided Des Integr Circ Syst, 2020, 40: 1476\u20131488","journal-title":"IEEE Trans Comput-Aided Des Integr Circ Syst"},{"key":"4155_CR195","doi-asserted-by":"publisher","first-page":"1224","DOI":"10.1109\/TCAD.2015.2501307","volume":"35","author":"A Ciccazzo","year":"2015","unstructured":"Ciccazzo A, Pillo G D, Latorre V. A SVM surrogate model-based method for parametric yield optimization. IEEE Trans Comput-Aided Des Integr Circ Syst, 2015, 35: 1224\u20131228","journal-title":"IEEE Trans Comput-Aided Des Integr Circ Syst"},{"key":"4155_CR196","doi-asserted-by":"publisher","first-page":"339","DOI":"10.1109\/TSM.2017.2753251","volume":"30","author":"K Nakata","year":"2017","unstructured":"Nakata K, Orihara R, Mizuoka Y, et al. A comprehensive big-data-based monitoring system for yield enhancement in semiconductor manufacturing. IEEE Trans Semicond Manufact, 2017, 30: 339\u2013344","journal-title":"IEEE Trans Semicond Manufact"},{"key":"4155_CR197","first-page":"1","volume-title":"Proceedings of ACM\/IEEE Design Automation Conference (DAC)","author":"M B Alawieh","year":"2020","unstructured":"Alawieh M B, Boning D, Pan D Z. Wafer map defect patterns classification using deep selective learning. In: Proceedings of ACM\/IEEE Design Automation Conference (DAC), 2020. 1\u20136"},{"key":"4155_CR198","volume-title":"Proceedings of ACM\/IEEE Design Automation Conference (DAC)","author":"J Kwon","year":"2019","unstructured":"Kwon J, Ziegler M M, Carloni L P. A learning-based recommender system for autotuning design flows of industrial highperformance processors. In: Proceedings of ACM\/IEEE Design Automation Conference (DAC), 2019"},{"key":"4155_CR199","volume-title":"Proceedings of IEEE\/ACM Asia and South Pacific Design Automation Conference (ASPDAC)","author":"Z Xie","year":"2020","unstructured":"Xie Z, Fang G Q, Huang Y H, et al. FIST: a feature-importance sampling and tree-based method for automatic design flow parameter tuning. In: Proceedings of IEEE\/ACM Asia and South Pacific Design Automation Conference (ASPDAC), 2020"},{"key":"4155_CR200","doi-asserted-by":"publisher","first-page":"178","DOI":"10.1109\/TCAD.2022.3167858","volume":"42","author":"H Geng","year":"2022","unstructured":"Geng H, Chen T, Ma Y, et al. PTPT: physical design tool parameter tuning via multi-objective Bayesian optimization. IEEE Trans Comput-Aided Des Integr Circ Syst, 2022, 42: 178\u2013189","journal-title":"IEEE Trans Comput-Aided Des Integr Circ Syst"},{"key":"4155_CR201","doi-asserted-by":"publisher","first-page":"1006","DOI":"10.1109\/TCAD.2009.2018876","volume":"28","author":"M Cho","year":"2009","unstructured":"Cho M, Yuan K, Ban Y, et al. ELIAD: efficient lithography aware detailed routing algorithm with compact and macro post-OPC printability prediction. IEEE Trans Comput-Aided Des Integr Circ Syst, 2009, 28: 1006\u20131016","journal-title":"IEEE Trans Comput-Aided Des Integr Circ Syst"},{"key":"4155_CR202","volume-title":"Synopsys.ai unveiled as industry\u2019s first full-stack, AI-driven EDA suite for chipmakers","author":"Synopsys","year":"2023","unstructured":"Synopsys. Synopsys.ai unveiled as industry\u2019s first full-stack, AI-driven EDA suite for chipmakers. 2023. https:\/\/news.synopsys.com\/2023-03-29-Synopsys-ai-Unveiled-as-Industrys-First-Full-Stack,-AI-Driven-EDA-Suite-for-Chipmakers"},{"key":"4155_CR203","first-page":"1","volume":"11","author":"G Liu","year":"2018","unstructured":"Liu G, Zhang Z. PIMap: a flexible framework for improving LUT-based technology mapping via parallelized iterative optimization. ACM Trans Reconfig Technol Syst, 2018, 11: 1\u201323","journal-title":"ACM Trans Reconfig Technol Syst"},{"key":"4155_CR204","first-page":"1","volume-title":"Proceedings of IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)","author":"C Yu","year":"2020","unstructured":"Yu C. FlowTune: practical multi-armed bandits in Boolean optimization. In: Proceedings of IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), 2020. 1\u20139"},{"key":"4155_CR205","first-page":"145","volume-title":"Proceedings of ACM\/IEEE Workshop on Machine Learning for CAD (MLCAD)","author":"K Zhu","year":"2020","unstructured":"Zhu K, Liu M, Chen H, et al. Exploring logic optimizations with reinforcement learning and graph convolutional network. In: Proceedings of ACM\/IEEE Workshop on Machine Learning for CAD (MLCAD), 2020. 145\u2013150"},{"key":"4155_CR206","first-page":"581","volume-title":"Proceedings of IEEE\/ACM Asia and South Pacific Design Automation Conference (ASP-DAC)","author":"A Hosny","year":"2020","unstructured":"Hosny A, Hashemi S, Shalan M, et al. DRiLLS: deep reinforcement learning for logic synthesis. In: Proceedings of IEEE\/ACM Asia and South Pacific Design Automation Conference (ASP-DAC), 2020. 581\u2013586"},{"key":"4155_CR207","first-page":"1","volume-title":"Proceedings of IEEE\/ACM International Conference On Computer Aided Design (ICCAD)","author":"Y V Peruvemba","year":"2021","unstructured":"Peruvemba Y V, Rai S, Ahuja K, et al. RL-guided runtime-constrained heuristic exploration for logic synthesis. In: Proceedings of IEEE\/ACM International Conference On Computer Aided Design (ICCAD), 2021. 1\u20139"},{"key":"4155_CR208","first-page":"1","volume-title":"Proceedings of IEEE International Symposium on Circuits and Systems (ISCAS)","author":"W Haaswijk","year":"2018","unstructured":"Haaswijk W, Collins E, Seguin B, et al. Deep learning for logic optimization algorithms. In: Proceedings of IEEE International Symposium on Circuits and Systems (ISCAS), 2018. 1\u20134"},{"key":"4155_CR209","first-page":"1378","volume-title":"Proceedings of ACM\/IEEE Design Automation Conference (DAC)","author":"X Timoneda","year":"2021","unstructured":"Timoneda X, Cavigelli L. Late breaking results: reinforcement learning for scalable logic optimization with graph neural networks. In: Proceedings of ACM\/IEEE Design Automation Conference (DAC), 2021. 1378\u20131379"},{"key":"4155_CR210","doi-asserted-by":"publisher","first-page":"207","DOI":"10.1038\/s41586-021-03544-w","volume":"594","author":"A Mirhoseini","year":"2021","unstructured":"Mirhoseini A, Goldie A, Yazgan M, et al. A graph placement methodology for fast chip design. Nature, 2021, 594: 207\u2013212","journal-title":"Nature"},{"key":"4155_CR211","doi-asserted-by":"publisher","first-page":"3492","DOI":"10.1109\/TCAD.2021.3131550","volume":"41","author":"Q Xu","year":"2021","unstructured":"Xu Q, Geng H, Chen S, et al. GoodFloorplan: graph convolutional network and reinforcement learning-based floorplanning. IEEE Trans Comput-Aided Des Integr Circ Syst, 2021, 41: 3492\u20133502","journal-title":"IEEE Trans Comput-Aided Des Integr Circ Syst"},{"key":"4155_CR212","first-page":"16508","volume":"34","author":"R Cheng","year":"2021","unstructured":"Cheng R, Yan J. On joint learning for solving placement and routing in chip design. In: Proceedings of Advances in Neural Information Processing Systems, 2021. 34: 16508\u201316519","journal-title":"Proceedings of Advances in Neural Information Processing Systems"},{"key":"4155_CR213","first-page":"26350","volume":"35","author":"R Cheng","year":"2022","unstructured":"Cheng R, Lyu X, Li Y, et al. The policy-gradient placement and generative routing neural networks for chip design. In: Proceedings of Advances in Neural Information Processing Systems, 2022. 35: 26350\u201326362","journal-title":"Proceedings of Advances in Neural Information Processing Systems"},{"key":"4155_CR214","volume-title":"Proceedings of Advances in Neural Information Processing Systems","author":"X Du","year":"2024","unstructured":"Du X, Wang C, Zhong R, et al. HubRouter: learning global routing via hub generation and pin-hub connection. In: Proceedings of Advances in Neural Information Processing Systems, 2024"},{"key":"4155_CR215","first-page":"1","volume-title":"Proceedings of IEEE\/ACM International Conference on Computer-Aided Design","author":"A Agnesina","year":"2020","unstructured":"Agnesina A, Chang K, Lim S K. VLSI placement parameter optimization using deep reinforcement learning. In: Proceedings of IEEE\/ACM International Conference on Computer-Aided Design, 2020. 1\u20139"},{"key":"4155_CR216","first-page":"733","volume-title":"Proceedings of ACM\/IEEE Design Automation Conference (DAC)","author":"Y C Lu","year":"2021","unstructured":"Lu Y C, Nath S, Khandelwal V, et al. RL-Sizer: VLSI gate sizing for timing optimization using deep reinforcement learning. In: Proceedings of ACM\/IEEE Design Automation Conference (DAC), 2021. 733\u2013738"},{"key":"4155_CR217","first-page":"1","volume-title":"Proceedings of ACM\/IEEE Design Automation Conference (DAC)","author":"Y C Lu","year":"2023","unstructured":"Lu Y C, Chan W T, Guo D, et al. RL-CCD: concurrent clock and data optimization using attention-based self-supervised reinforcement learning. In: Proceedings of ACM\/IEEE Design Automation Conference (DAC), 2023. 1\u20136"},{"key":"4155_CR218","doi-asserted-by":"publisher","first-page":"340","DOI":"10.1109\/TCAD.2023.3309745","volume":"43","author":"X Liang","year":"2024","unstructured":"Liang X, Ouyang Y, Yang H, et al. RL-OPC: mask optimization with deep reinforcement learning. IEEE Trans Comput-Aided Des Integr Circ Syst, 2024, 43: 340\u2013351","journal-title":"IEEE Trans Comput-Aided Des Integr Circ Syst"},{"key":"4155_CR219","volume-title":"Proceedings of IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)","author":"Y C Lu","year":"2019","unstructured":"Lu Y C, Lee J, Agnesina A, et al. GAN-CTS: a generative adversarial framework for clock tree prediction and optimization. In: Proceedings of IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), 2019"},{"key":"4155_CR220","volume-title":"RTLLM: an open-source benchmark for design RTL generation with large language model","author":"Y Lu","year":"2023","unstructured":"Lu Y, Liu S, Zhang Q, et al. RTLLM: an open-source benchmark for design RTL generation with large language model. 2023. ArXiv:2308.05345"},{"key":"4155_CR221","volume-title":"Proceedings of IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)","author":"M Liu","year":"2023","unstructured":"Liu M, Pinckney N, Khailany B, et al. VerilogEval: evaluating large language models for Verilog code generation. In: Proceedings of IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), 2023"},{"key":"4155_CR222","first-page":"228","volume-title":"Proceedings of IEEE Conference on Telecommunications, Optics and Computer Science (TOCS)","author":"X Liang","year":"2021","unstructured":"Liang X. Hardware descriptions code completion based on a pre-training model. In: Proceedings of IEEE Conference on Telecommunications, Optics and Computer Science (TOCS), 2021. 228\u2013232"},{"key":"4155_CR223","volume-title":"ChipGPT: how far are we from natural language hardware design","author":"K Chang","year":"2023","unstructured":"Chang K, Wang Y, Ren H, et al. ChipGPT: how far are we from natural language hardware design. 2023. ArXiv:2305.14019"},{"key":"4155_CR224","volume-title":"AutoChip: automating HDL generation using LLM feedback","author":"S Thakur","year":"2023","unstructured":"Thakur S, Blocklove J, Pearce H, et al. AutoChip: automating HDL generation using LLM feedback. 2023. ArXiv:2311.04887"},{"key":"4155_CR225","volume-title":"Proceedings of ACM\/IEEE 5th Workshop on Machine Learning for CAD (MLCAD)","author":"J Blocklove","year":"2023","unstructured":"Blocklove J, Garg S, Karri R, et al. Chip-Chat: challenges and opportunities in conversational hardware design. In: Proceedings of ACM\/IEEE 5th Workshop on Machine Learning for CAD (MLCAD), 2023"},{"key":"4155_CR226","volume-title":"ChipNeMo: domain-adapted LLMs for chip design","author":"M Liu","year":"2023","unstructured":"Liu M, Ene T D, Kirby R, et al. ChipNeMo: domain-adapted LLMs for chip design. 2023. ArXiv:2311.00176"},{"key":"4155_CR227","volume-title":"RTLCoder: outperforming GPT-3.5 in design RTL generation with our open-source dataset and lightweight solution","author":"S Liu","year":"2023","unstructured":"Liu S, Fang W, Lu Y, et al. RTLCoder: outperforming GPT-3.5 in design RTL generation with our open-source dataset and lightweight solution. 2023. ArXiv:2312.08617"},{"key":"4155_CR228","volume-title":"BetterV: controlled Verilog generation with discriminative guidance","author":"Z Pei","year":"2024","unstructured":"Pei Z, Zhen H L, Yuan M, et al. BetterV: controlled Verilog generation with discriminative guidance. 2024. ArXiv:2402.03375"},{"key":"4155_CR229","volume-title":"Using LLMs to facilitate formal verification of RTL","author":"M Orenes-Vera","year":"2023","unstructured":"Orenes-Vera M, Martonosi M, Wentzlaff D. Using LLMs to facilitate formal verification of RTL. 2023. ArXiv:2309.09437"},{"key":"4155_CR230","volume-title":"Proceedings of the 1st International Workshop on Deep Learning-aided Verification (DAV)","author":"C Sun","year":"2023","unstructured":"Sun C, Hahn C, Trippel C. Towards improving verification productivity with circuit-aware translation of natural language to SystemVerilog assertions. In: Proceedings of the 1st International Workshop on Deep Learning-aided Verification (DAV), 2023"},{"key":"4155_CR231","volume-title":"AssertLLM: generating and evaluating hardware verification assertions from design specifications via multi-LLMs","author":"W Fang","year":"2024","unstructured":"Fang W, Li M, Li M, et al. AssertLLM: generating and evaluating hardware verification assertions from design specifications via multi-LLMs. 2024. ArXiv:2402.00386"},{"key":"4155_CR232","volume-title":"SoLA: solver-layer adaption of LLM for better logic reasoning","author":"Y Zhang","year":"2024","unstructured":"Zhang Y, Zhen H L, Pei Z, et al. SoLA: solver-layer adaption of LLM for better logic reasoning. 2024. ArXiv:2402.11903"},{"key":"4155_CR233","volume-title":"Fixing hardware security bugs with large language models","author":"B Ahmad","year":"2023","unstructured":"Ahmad B, Thakur S, Tan B, et al. Fixing hardware security bugs with large language models. 2023. ArXiv:2302.01215"},{"key":"4155_CR234","volume-title":"Cryptology ePrint Archive","author":"M Nair","year":"2023","unstructured":"Nair M, Sadhukhan R, Mukhopadhyay D. Generating secure hardware using ChatGPT resistant to CWEs. Cryptology ePrint Archive, 2023. https:\/\/eprint.iacr.org\/2023\/212"},{"key":"4155_CR235","volume-title":"LLM-assisted generation of hardware assertions","author":"R Kande","year":"2023","unstructured":"Kande R, Pearce H, Tan B, et al. LLM-assisted generation of hardware assertions. 2023. ArXiv:2306.14027v1"},{"key":"4155_CR236","volume-title":"ChatEDA: a large language model powered autonomous agent for EDA","author":"Z He","year":"2023","unstructured":"He Z, Wu H, Zhang X, et al. ChatEDA: a large language model powered autonomous agent for EDA. 2023. ArXiv:2308.10204"},{"key":"4155_CR237","first-page":"1","volume-title":"Proceedings of IEEE\/ACM International Conference on Computer Aided Design (ICCAD)","author":"Y Fu","year":"2023","unstructured":"Fu Y, Zhang Y, Yu Z, et al. GPT4AIGChip: towards next-generation AI accelerator design automation via large language models. In: Proceedings of IEEE\/ACM International Conference on Computer Aided Design (ICCAD), 2023. 1\u20139"},{"key":"4155_CR238","volume-title":"On the viability of using LLMs for SW\/HW co-design: an example in designing CiM DNN accelerators","author":"Z Yan","year":"2023","unstructured":"Yan Z, Qin Y, Hu X S, et al. On the viability of using LLMs for SW\/HW co-design: an example in designing CiM DNN accelerators. 2023. ArXiv:2306.06923"},{"key":"4155_CR239","volume-title":"Unleashing the potential of LLMs for quantum computing: a study in quantum architecture design","author":"Z Liang","year":"2023","unstructured":"Liang Z, Cheng J, Yang R, et al. Unleashing the potential of LLMs for quantum computing: a study in quantum architecture design. 2023. ArXiv:2307.08191"},{"key":"4155_CR240","volume-title":"SpecLLM: exploring generation and review of VLSI design specification with large language model","author":"M Li","year":"2024","unstructured":"Li M, Fang W, Zhang Q, et al. SpecLLM: exploring generation and review of VLSI design specification with large language model. 2024. ArXiv:2401.13266"},{"key":"4155_CR241","first-page":"1291","volume-title":"Proceedings of ACM\/IEEE Design Automation Conference (DAC)","author":"H Ren","year":"2021","unstructured":"Ren H, Fojtik M. Invited-NVCell: standard cell layout in advanced technology nodes with reinforcement learning. In: Proceedings of ACM\/IEEE Design Automation Conference (DAC), 2021. 1291\u20131294"},{"key":"4155_CR242","first-page":"684","volume-title":"Proceedings of IEEE\/ACM Asia and South Pacific Design Automation Conference (ASPDAC)","author":"H Ren","year":"2021","unstructured":"Ren H, Fojtik M. Standard cell routing with reinforcement learning and genetic algorithm in advanced technology nodes. In: Proceedings of IEEE\/ACM Asia and South Pacific Design Automation Conference (ASPDAC), 2021. 684\u2013689"},{"key":"4155_CR243","doi-asserted-by":"publisher","first-page":"1341","DOI":"10.1109\/TVLSI.2022.3179527","volume":"30","author":"A C W Liang","year":"2022","unstructured":"Liang A C W, Wen C H P, Huang H M. A general and automatic cell layout generation framework with implicit learning on design rules. IEEE Trans VLSI Syst, 2022, 30: 1341\u20131354","journal-title":"IEEE Trans VLSI Syst"},{"key":"4155_CR244","first-page":"1","volume-title":"Proceedings of IEEE\/ACM International Symposium on Low Power Electronics and Design (ISLPED)","author":"S Roy","year":"2017","unstructured":"Roy S, Ma Y, Miao J, et al. A learning bridge from architectural synthesis to physical design for exploring power efficient high-performance adders. In: Proceedings of IEEE\/ACM International Symposium on Low Power Electronics and Design (ISLPED), 2017. 1\u20136"},{"key":"4155_CR245","doi-asserted-by":"publisher","first-page":"2657","DOI":"10.1109\/TCAD.2021.3114262","volume":"41","author":"H Geng","year":"2022","unstructured":"Geng H, Ma Y, Xu Q, et al. High-speed adder design space exploration via graph neural processes. IEEE Trans Comput-Aided Des Integr Circ Syst, 2022, 41: 2657\u20132670","journal-title":"IEEE Trans Comput-Aided Des Integr Circ Syst"},{"key":"4155_CR246","first-page":"1","volume":"28","author":"J Cheng","year":"2023","unstructured":"Cheng J, Xiao Y, Shao Y, et al. Machine-learning-driven architectural selection of adders and multipliers in logic synthesis. ACM Trans Des Autom Electron Syst, 2023, 28: 1\u201316","journal-title":"ACM Trans Des Autom Electron Syst"},{"key":"4155_CR247","first-page":"1","volume-title":"Proceedings of ACM\/IEEE Design Automation Conference (DAC)","author":"D Zuo","year":"2023","unstructured":"Zuo D, Ouyang Y, Ma Y. RL-MUL: multiplier design optimization with deep reinforcement learning. In: Proceedings of ACM\/IEEE Design Automation Conference (DAC), 2023. 1\u20136"},{"key":"4155_CR248","volume-title":"Proceedings of IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)","author":"K Zhu","year":"2022","unstructured":"Zhu K, Chen H, Turner W J, et al. TAG: learning circuit spatial embedding from layouts. In: Proceedings of IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), 2022"},{"key":"4155_CR249","first-page":"142","volume-title":"Proceedings of IEEE\/ACM Proceedings Design, Automation and Test in Europe (DATE)","author":"J Lu","year":"2022","unstructured":"Lu J, Lei L, Yang F, et al. Topology optimization of operational amplifier in continuous space via graph embedding. In: Proceedings of IEEE\/ACM Proceedings Design, Automation and Test in Europe (DATE), 2022. 142\u2013147"},{"key":"4155_CR250","volume-title":"Proceedings of IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)","author":"S Fan","year":"2021","unstructured":"Fan S, Cao N, Zhang S, et al. From specification to topology: automatic power converter design via reinforcement learning. In: Proceedings of IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), 2021"},{"key":"4155_CR251","doi-asserted-by":"publisher","first-page":"3481","DOI":"10.1109\/TCAD.2023.3245979","volume":"42","author":"Z Zhao","year":"2023","unstructured":"Zhao Z, Luo J, Liu J, et al. Signal-division-aware analog circuit topology synthesis aided by transfer learning. IEEE Trans Comput-Aided Des Integr Circ Syst, 2023, 42: 3481\u20133490","journal-title":"IEEE Trans Comput-Aided Des Integr Circ Syst"},{"key":"4155_CR252","volume-title":"Proceedings of IEEE\/ACM Proceedings Design, Automation and Test in Europe (DATE)","author":"S Poddar","year":"2024","unstructured":"Poddar S, Budak A, Zhao L, et al. A data-driven analog circuit synthesizer with automatic topology selection and sizing. In: Proceedings of IEEE\/ACM Proceedings Design, Automation and Test in Europe (DATE), 2024"},{"key":"4155_CR253","first-page":"4389","volume":"70","author":"J Lu","year":"2023","unstructured":"Lu J, Li Y, Yang F, et al. High-level topology synthesis method for \u0394-\u03a3 modulators via bi-level Bayesian optimization. IEEE Trans Circ Syst II, 2023, 70: 4389\u20134393","journal-title":"IEEE Trans Circ Syst II"},{"key":"4155_CR254","first-page":"4516","volume":"70","author":"M Fayazi","year":"2023","unstructured":"Fayazi M, Taba M T, Afshari E, et al. AnGeL: fully-automated analog circuit generator using a neural network assisted semi-supervised learning approach. IEEE Trans Circuits Syst I, 2023, 70: 4516\u20134529","journal-title":"IEEE Trans Circuits Syst I"},{"key":"4155_CR255","doi-asserted-by":"publisher","first-page":"2163","DOI":"10.1109\/TCAD.2022.3217421","volume":"42","author":"K Hakhamaneshi","year":"2023","unstructured":"Hakhamaneshi K, Nassar M, Phielipp M, et al. Pretraining graph neural networks for few-shot analog circuit modeling and design. IEEE Trans Comput-Aided Des Integr Circ Syst, 2023, 42: 2163\u20132173","journal-title":"IEEE Trans Comput-Aided Des Integr Circ Syst"},{"key":"4155_CR256","doi-asserted-by":"publisher","first-page":"1209","DOI":"10.1109\/TCAD.2021.3081405","volume":"41","author":"A F Budak","year":"2022","unstructured":"Budak A F, Gandara M, Shi W, et al. An efficient analog circuit sizing method based on machine learning assisted global optimization. IEEE Trans Comput-Aided Des Integr Circ Syst, 2022, 41: 1209\u20131221","journal-title":"IEEE Trans Comput-Aided Des Integr Circ Syst"},{"key":"4155_CR257","volume-title":"Proceedings of ACM\/IEEE Design Automation Conference (DAC)","author":"H Wang","year":"2020","unstructured":"Wang H, Wang K, Yang J, et al. GCN-RL circuit designer: transferable transistor sizing with graph neural networks and reinforcement learning. In: Proceedings of ACM\/IEEE Design Automation Conference (DAC), 2020"},{"key":"4155_CR258","first-page":"1","volume-title":"Proceedings of ACM\/IEEE Design Automation Conference (DAC)","author":"A Zhao","year":"2023","unstructured":"Zhao A, Wang X, Lin Z, et al. cVTS: a constrained Voronoi tree search method for high dimensional analog circuit synthesis. In: Proceedings of ACM\/IEEE Design Automation Conference (DAC), 2023. 1\u20136"},{"key":"4155_CR259","first-page":"505","volume-title":"Machine Learning for Analog Layout","author":"S M Burns","year":"2022","unstructured":"Burns S M, Chen H, Dhar T, et al. Machine Learning for Analog Layout. Cham: Springer International Publishing, 2022. 505\u2013544"},{"key":"4155_CR260","volume-title":"Proceedings of IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)","author":"K Kunal","year":"2020","unstructured":"Kunal K, Poojary P, Dhar T, et al. A general approach for identifying hierarchical symmetry constraints for analog circuit layout. In: Proceedings of IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), 2020"},{"key":"4155_CR261","first-page":"108","volume-title":"Proceedings of IEEE\/ACM Asia and South Pacific Design Automation Conference (ASPDAC)","author":"K Zhu","year":"2022","unstructured":"Zhu K, Chen H, Liu M, et al. Automating analog constraint extraction: from heuristics to learning: (invited paper). In: Proceedings of IEEE\/ACM Asia and South Pacific Design Automation Conference (ASPDAC), 2022. 108\u2013113"},{"key":"4155_CR262","volume-title":"Proceedings of IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)","author":"K Zhu","year":"2019","unstructured":"Zhu K, Liu M, Lin Y, et al. GeniusRoute: a new analog routing paradigm using generative neural network guidance. In: Proceedings of IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), 2019"},{"key":"4155_CR263","first-page":"1","volume-title":"Proceedings of ACM\/IEEE Design Automation Conference (DAC)","author":"B Xu","year":"2019","unstructured":"Xu B, Lin Y, Tang X, et al. WellGAN: generative-adversarial-network-guided well generation for analog\/mixed-signal circuit layout. In: Proceedings of ACM\/IEEE Design Automation Conference (DAC), 2019. 1\u20136"},{"key":"4155_CR264","first-page":"1360","volume-title":"Proceedings of ACM\/IEEE Design Automation Conference (DAC)","author":"A Gusm\u00e3o","year":"2021","unstructured":"Gusm\u00e3o A, Horta N, Louren\u00e7o N, et al. Late breaking results: attention in Graph2Seq neural networks towards push-button analog IC placement. In: Proceedings of ACM\/IEEE Design Automation Conference (DAC), 2021. 1360\u20131361"},{"key":"4155_CR265","volume-title":"Proceedings of International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)","author":"P C Wang","year":"2023","unstructured":"Wang P C, Lin M P H, Liu C N J, et al. Layout synthesis of analog primitive cells with variational autoencoder. In: Proceedings of International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD), 2023"},{"key":"4155_CR266","first-page":"496","volume-title":"Proceedings of IEEE\/ACM Proceedings Design, Automation and Test in Europe (DATE)","author":"M Liu","year":"2020","unstructured":"Liu M, Zhu K, Gu J, et al. Towards decrypting the art of analog layout: placement quality prediction via transfer learning. In: Proceedings of IEEE\/ACM Proceedings Design, Automation and Test in Europe (DATE), 2020. 496\u2013501"},{"key":"4155_CR267","first-page":"154","volume-title":"Proceedings of IEEE\/ACM Proceedings Design, Automation and Test in Europe (DATE)","author":"Y Lin","year":"2022","unstructured":"Lin Y, Li Y, Fang D, et al. Are analytical techniques worthwhile for analog IC placement? In: Proceedings of IEEE\/ACM Proceedings Design, Automation and Test in Europe (DATE), 2022. 154\u2013159"},{"key":"4155_CR268","volume-title":"Proceedings of IEEE\/ACM Asia and South Pacific Design Automation Conference (ASPDAC)","author":"P Xu","year":"2024","unstructured":"Xu P, Li J, Ho T Y, et al. Performance-driven analog layout automation: current status and future directions. In: Proceedings of IEEE\/ACM Asia and South Pacific Design Automation Conference (ASPDAC), 2024"},{"key":"4155_CR269","volume-title":"Proceedings of ACM\/IEEE Design Automation Conference (DAC)","author":"H Ren","year":"2020","unstructured":"Ren H, Kokai G F, Turner W J, et al. ParaGraph: layout parasitics and device parameter prediction using graph neural networks. In: Proceedings of ACM\/IEEE Design Automation Conference (DAC), 2020"},{"key":"4155_CR270","volume-title":"Proceedings of IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)","author":"Q Zhang","year":"2020","unstructured":"Zhang Q, Su S, Liu J, et al. CEPA: CNN-based early performance assertion scheme for analog and mixed-signal circuit simulation. In: Proceedings of IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), 2020"},{"key":"4155_CR271","volume-title":"Proceedings of IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)","author":"K Hakhamaneshi","year":"2019","unstructured":"Hakhamaneshi K, Werblun N, Abbeel P, et al. BagNet: Berkeley analog generator with layout optimizer boosted with deep neural networks. In: Proceedings of IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), 2019"},{"key":"4155_CR272","volume-title":"NPS: a framework for accurate program sampling using graph neural network","author":"Y Fang","year":"2023","unstructured":"Fang Y, Liu Z, Lu Y, et al. NPS: a framework for accurate program sampling using graph neural network. 2023. ArXiv:2304.08880"},{"key":"4155_CR273","volume-title":"Learning independent program and architecture representations for generalizable performance modeling","author":"L Li","year":"2023","unstructured":"Li L, Flynn T, Hoisie A. Learning independent program and architecture representations for generalizable performance modeling. 2023. ArXiv:2310.16792"},{"key":"4155_CR274","first-page":"1","volume-title":"Proceedings of ACM\/IEEE Design Automation Conference (DAC)","author":"X Yi","year":"2023","unstructured":"Yi X, Lu J, Xiong X, et al. Graph representation learning for microarchitecture design space exploration. In: Proceedings of ACM\/IEEE Design Automation Conference (DAC), 2023. 1\u20136"},{"key":"4155_CR275","first-page":"287","volume-title":"Proceedings of IEEE International Symposium on High-Performance Computer Architecture (HPCA)","author":"C Sakhuja","year":"2023","unstructured":"Sakhuja C, Shi Z, Lin C. Leveraging domain information for the efficient automated design of deep learning accelerators. In: Proceedings of IEEE International Symposium on High-Performance Computer Architecture (HPCA), 2023. 287\u2013301"},{"key":"4155_CR276","volume-title":"Proceedings of IEEE\/ACM International Conference on Computer Aided Design (ICCAD)","author":"Z Shi","year":"2024","unstructured":"Shi Z, Zheng Z, Khan S, et al. DeepGate3: towards scalable circuit representation learning. In: Proceedings of IEEE\/ACM International Conference on Computer Aided Design (ICCAD), 2024"},{"key":"4155_CR277","first-page":"1","volume-title":"Proceedings of the 60th ACM\/IEEE Design Automation Conference (DAC)","author":"M Li","year":"2023","unstructured":"Li M, Shi Z, Lai Q, et al. On EDA-driven learning for SAT solving. In: Proceedings of the 60th ACM\/IEEE Design Automation Conference (DAC), 2023. 1\u20136"},{"key":"4155_CR278","first-page":"194","volume-title":"Proceedings of IEEE International Test Conference (ITC)","author":"Z Shi","year":"2022","unstructured":"Shi Z, Li M, Khan S, et al. DeepTPI: test point insertion with deep reinforcement learning. In: Proceedings of IEEE International Test Conference (ITC), 2022. 194\u2013203"},{"key":"4155_CR279","doi-asserted-by":"publisher","first-page":"61","DOI":"10.1145\/3489517.3530410","volume-title":"Proceedings of ACM\/IEEE Design Automation Conference","author":"Z Wang","year":"2022","unstructured":"Wang Z, Bai C, He Z, et al. Functionality matters in netlist representation learning. In: Proceedings of ACM\/IEEE Design Automation Conference, 2022. 61\u201366"},{"key":"4155_CR280","volume-title":"Proceedings of Asia and South Pacific Design Automation Conference (ASP-DAC)","author":"Z Xie","year":"2020","unstructured":"Xie Z, Ren H, Khailany B, et al. PowerNet: transferable dynamic IR drop estimation via maximum convolutional neural network. In: Proceedings of Asia and South Pacific Design Automation Conference (ASP-DAC), 2020"},{"key":"4155_CR281","volume-title":"CodeBERT: a pre-trained model for programming and natural languages","author":"Z Feng","year":"2020","unstructured":"Feng Z, Guo D, Tang D, et al. CodeBERT: a pre-trained model for programming and natural languages. 2020. ArXiv:2002.08155"},{"key":"4155_CR282","volume-title":"From RTL to SVA: LLM-assisted generation of formal verification testbenches","author":"M Orenes-Vera","year":"2023","unstructured":"Orenes-Vera M, Martonosi M, Wentzlaff D. From RTL to SVA: LLM-assisted generation of formal verification testbenches. 2023. ArXiv:2309.09437"},{"key":"4155_CR283","first-page":"1","volume":"2005","author":"N Sorensson","year":"2005","unstructured":"Sorensson N, Een N. MiniSAT v1.13 - a SAT solver with conflict-clause minimization. SAT, 2005, 2005: 1\u20132","journal-title":"SAT"},{"key":"4155_CR284","first-page":"50","volume":"2020","author":"A Fleury","year":"2020","unstructured":"Fleury A, Heisinger M. CaDiCaL, Kissat, Paracooba, Plingeling and Treengeling entering the SAT competition 2020. SAT Competition, 2020, 2020: 50","journal-title":"SAT Competition"},{"key":"4155_CR285","first-page":"272","volume-title":"Proceedings of Theory and Applications of Satisfiability Testing","author":"N E\u00e9n","year":"2007","unstructured":"E\u00e9n N, Mishchenko A, S\u00f6rensson N. Applying logic synthesis for speeding up SAT. In: Proceedings of Theory and Applications of Satisfiability Testing, 2007. 272\u2013286"},{"key":"4155_CR286","doi-asserted-by":"publisher","first-page":"604","DOI":"10.1109\/TEC.1961.5219266","volume":"EC-10","author":"S B Akers","year":"1961","unstructured":"Akers S B. A truth table method for the synthesis of combinational logic. IRE Trans Electron Comput, 1961, EC-10: 604\u2013615","journal-title":"IRE Trans Electron Comput"},{"key":"4155_CR287","first-page":"867","volume-title":"Proceedings of the 37th Asilomar Conference on Signals, Systems & Computers","author":"R Zimmermann","year":"2003","unstructured":"Zimmermann R, Tran D Q. Optimized synthesis of sum-of-products. In: Proceedings of the 37th Asilomar Conference on Signals, Systems & Computers, 2003. 867\u2013872"},{"key":"4155_CR288","first-page":"6","volume-title":"Proceedings of IEEE International Conference on Computer-Aided Design","author":"S Malik","year":"1988","unstructured":"Malik S, Wang A R, Brayton R K, et al. Logic verification using binary decision diagrams in a logic synthesis environment. In: Proceedings of IEEE International Conference on Computer-Aided Design, 1988. 6\u20137"},{"key":"4155_CR289","first-page":"532","volume-title":"Proceedings of the 43rd annual Design Automation Conference","author":"A Mishchenko","year":"2006","unstructured":"Mishchenko A, Chatterjee S, Brayton R. Dag-aware aig rewriting a fresh look at combinational logic synthesis. In: Proceedings of the 43rd annual Design Automation Conference, 2006. 532\u2013535"},{"key":"4155_CR290","first-page":"877","volume-title":"Proceedings of the 58th ACM\/IEEE Design Automation Conference (DAC)","author":"H T Zhang","year":"2021","unstructured":"Zhang H T, Jiang J H R, Amar\u00fa L, et al. Deep integration of circuit simulator and SAT solver. In: Proceedings of the 58th ACM\/IEEE Design Automation Conference (DAC), 2021. 877\u2013882"},{"key":"4155_CR291","first-page":"1","volume-title":"Proceedings of IEEE\/ACM International Conference On Computer Aided Design (ICCAD)","author":"H Pan","year":"2024","unstructured":"Pan H, Lan C, Liu Y, et al. Physically aware synthesis revisited: guiding technology mapping with primitive logic gate placement. In: Proceedings of IEEE\/ACM International Conference On Computer Aided Design (ICCAD), 2024. 1\u20139"},{"key":"4155_CR292","volume-title":"Proceedings of IEEE\/ACM Proceedings Design, Automation and Test in Europe (DATE)","author":"S Zou","year":"2024","unstructured":"Zou S, Zhang J, Shi B, et al. BESWAC: boosting exact synthesis via wiser SAT solver call. In: Proceedings of IEEE\/ACM Proceedings Design, Automation and Test in Europe (DATE), 2024"},{"key":"4155_CR293","volume-title":"Proceedings of the 59th ACM\/IEEE Design Automation Conference","author":"L Liu","year":"2022","unstructured":"Liu L, Fu B, Wong M D F, et al. Xplace: an extremely fast and extensible global placement framework. In: Proceedings of the 59th ACM\/IEEE Design Automation Conference, 2022"},{"key":"4155_CR294","volume-title":"Proceedings of ACM\/IEEE Design Automation Conference (DAC), San Francisco","author":"B Wang","year":"2022","unstructured":"Wang B, Shen G, Li D, et al. LHNN: lattice hypergraph neural network for VLSI congestion prediction. In: Proceedings of ACM\/IEEE Design Automation Conference (DAC), San Francisco, 2022"},{"key":"4155_CR295","doi-asserted-by":"publisher","first-page":"936","DOI":"10.1109\/JSSC.2017.2783680","volume":"53","author":"Y Pu","year":"2018","unstructured":"Pu Y, Shi C, Samson G, et al. A 9-mm2 ultra-low-power highly integrated 28-nm CMOS SoC for Internet of Things. IEEE J Solid-State Circ, 2018, 53: 936\u2013948","journal-title":"IEEE J Solid-State Circ"},{"key":"4155_CR296","first-page":"66","volume-title":"Proceedings of IEEE International Solid-State Circuits Conference (ISSCC)","author":"S Jain","year":"2012","unstructured":"Jain S, Khare S, Yada S, et al. A 280mV-to-1.2V wide-operating-range IA-32 processor in 32nm CMOS. In: Proceedings of IEEE International Solid-State Circuits Conference (ISSCC), 2012. 66\u201368"},{"key":"4155_CR297","first-page":"5233","volume":"69","author":"F Klemme","year":"2022","unstructured":"Klemme F, Amrouch H. Efficient learning strategies for machine learning-based characterization of aging-aware cell libraries. IEEE Trans Circ Syst I, 2022, 69: 5233\u20135246","journal-title":"IEEE Trans Circ Syst I"},{"key":"4155_CR298","volume-title":"OpenABC-D: a large-scale dataset for machine learning guided integrated circuit synthesis","author":"A B Chowdhury","year":"2021","unstructured":"Chowdhury A B, Tan B, Karri R, et al. OpenABC-D: a large-scale dataset for machine learning guided integrated circuit synthesis. 2021. ArXiv:2110.11292"},{"key":"4155_CR299","doi-asserted-by":"publisher","first-page":"5034","DOI":"10.1109\/TCAD.2023.3287970","volume":"42","author":"Z Chai","year":"2023","unstructured":"Chai Z, Zhao Y, Liu W, et al. CircuitNet: an open-source dataset for machine learning in VLSI CAD applications with improved domain-specific evaluation metric and learning strategies. IEEE Trans Comput-Aided Des Integr Circ Syst, 2023, 42: 5034\u20135047","journal-title":"IEEE Trans Comput-Aided Des Integr Circ Syst"},{"key":"4155_CR300","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/3434304","volume":"5","author":"M Willsey","year":"2021","unstructured":"Willsey M, Nandi C, Wang Y R, et al. egg: fast and extensible equality saturation. Proc ACM Program Lang, 2021, 5: 1\u201329","journal-title":"Proc ACM Program Lang"}],"updated-by":[{"DOI":"10.1007\/s11432-024-4173-3","type":"erratum","label":"Erratum","source":"publisher","updated":{"date-parts":[[2024,10,21]],"date-time":"2024-10-21T00:00:00Z","timestamp":1729468800000}}],"container-title":["Science China Information Sciences"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11432-024-4155-7.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s11432-024-4155-7\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11432-024-4155-7.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,11,19]],"date-time":"2025-11-19T22:03:19Z","timestamp":1763589799000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s11432-024-4155-7"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,9,25]]},"references-count":300,"journal-issue":{"issue":"10","published-print":{"date-parts":[[2024,10]]}},"alternative-id":["4155"],"URL":"https:\/\/doi.org\/10.1007\/s11432-024-4155-7","relation":{},"ISSN":["1674-733X","1869-1919"],"issn-type":[{"value":"1674-733X","type":"print"},{"value":"1869-1919","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,9,25]]},"assertion":[{"value":"22 April 2024","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"19 July 2024","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"15 September 2024","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"25 September 2024","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"24 October 2024","order":6,"name":"change_date","label":"Change Date","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"Erratum","order":7,"name":"change_type","label":"Change Type","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"An Erratum to this paper has been published:","order":8,"name":"change_details","label":"Change Details","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"https:\/\/doi.org\/10.1007\/s11432-024-4173-3","URL":"https:\/\/doi.org\/10.1007\/s11432-024-4173-3","order":9,"name":"change_details","label":"Change Details","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"21 October 2024","order":10,"name":"change_date","label":"Change Date","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"Erratum","order":11,"name":"change_type","label":"Change Type","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"An Erratum to this paper has been published:","order":12,"name":"change_details","label":"Change Details","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"https:\/\/doi.org\/10.1007\/s11432-024-4173-3","URL":"https:\/\/doi.org\/10.1007\/s11432-024-4173-3","order":13,"name":"change_details","label":"Change Details","group":{"name":"ArticleHistory","label":"Article History"}}],"article-number":"200402"}}