{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,11]],"date-time":"2025-09-11T22:05:34Z","timestamp":1757628334981,"version":"3.44.0"},"reference-count":97,"publisher":"Springer Science and Business Media LLC","issue":"10","license":[{"start":{"date-parts":[[2025,9,2]],"date-time":"2025-09-02T00:00:00Z","timestamp":1756771200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2025,9,2]],"date-time":"2025-09-02T00:00:00Z","timestamp":1756771200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Sci. China Inf. Sci."],"published-print":{"date-parts":[[2025,10]]},"DOI":"10.1007\/s11432-024-4354-y","type":"journal-article","created":{"date-parts":[[2025,9,9]],"date-time":"2025-09-09T02:30:32Z","timestamp":1757385032000},"update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Expansion of the memory pyramid in the era of large models: compute-intensive compute-in-memory and memory-intensive compute-in-memory"],"prefix":"10.1007","volume":"68","author":[{"given":"Zhichao","family":"Liu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yanqi","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhican","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yi","family":"Yang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhaoyang","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xing","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jinwu","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiaomin","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xin","family":"Si","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jun","family":"Yang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2025,9,2]]},"reference":[{"key":"4354_CR1","doi-asserted-by":"publisher","first-page":"33","DOI":"10.1109\/MM.2024.3373763","volume":"44","author":"A Gholami","year":"2024","unstructured":"Gholami A, Yao Z, Kim S, et al. AI and memory wall. IEEE Micro, 2024, 44: 33\u201339","journal-title":"IEEE Micro"},{"key":"4354_CR2","first-page":"1773","volume":"68","author":"C J Jhang","year":"2021","unstructured":"Jhang C J, Xue C X, Hung J M, et al. Challenges and trends of SRAM-based computing-in-memory for AI edge devices. IEEE Trans Circuits Syst I, 2021, 68: 1773\u20131786","journal-title":"IEEE Trans Circuits Syst I"},{"key":"4354_CR3","doi-asserted-by":"publisher","first-page":"2263","DOI":"10.1109\/JSSC.2021.3139901","volume":"57","author":"Y Su","year":"2022","unstructured":"Su Y, Kim H, Kim B. CIM-Spin: a scalable CMOS annealing processor with digital in-memory spin operators and register spins for combinatorial optimization problems. IEEE J Solid-State Circuits, 2022, 57: 2263\u20132273","journal-title":"IEEE J Solid-State Circuits"},{"key":"4354_CR4","doi-asserted-by":"publisher","first-page":"719","DOI":"10.1109\/JSSC.2024.3421589","volume":"60","author":"Z Yue","year":"2025","unstructured":"Yue Z, Wang Y, Wang H, et al. CV-CIM: a hybrid domain xor-derived similarity-aware computation-in-memory supporting cost-volume construction. IEEE J Solid-State Circuits, 2025, 60: 719\u2013733","journal-title":"IEEE J Solid-State Circuits"},{"key":"4354_CR5","doi-asserted-by":"publisher","first-page":"158","DOI":"10.1109\/JSSC.2018.2869150","volume":"54","author":"D Bankman","year":"2019","unstructured":"Bankman D, Yang L, Moons B, et al. An always-on 3.8 \u00b5J\/86% CIFAR-10 mixed-signal binary CNN processor with All memory on chip in 28-nm CMOS. IEEE J Solid-State Circuits, 2019, 54: 158\u2013172","journal-title":"IEEE J Solid-State Circuits"},{"key":"4354_CR6","first-page":"488","volume-title":"Proceedings of IEEE International Solid-State Circuits Conference (ISSCC), San Francisco","author":"A Biswas","year":"2018","unstructured":"Biswas A, Chandrakasan A P. Conv-RAM: an energy-efficient SRAM with embedded convolution computation for low-power CNN-based machine learning applications. In: Proceedings of IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, 2018. 488\u2013490"},{"key":"4354_CR7","doi-asserted-by":"publisher","first-page":"915","DOI":"10.1109\/JSSC.2016.2642198","volume":"52","author":"J Zhang","year":"2017","unstructured":"Zhang J, Wang Z, Verma N. In-memory computation of a machine-learning classifier in a standard 6T SRAM array. IEEE J Solid-State Circuits, 2017, 52: 915\u2013924","journal-title":"IEEE J Solid-State Circuits"},{"key":"4354_CR8","doi-asserted-by":"publisher","first-page":"152402","DOI":"10.1007\/s11432-023-3887-0","volume":"67","author":"Y T Ling","year":"2024","unstructured":"Ling Y T, Wang Z W, Yang Y H, et al. An isolated symmetrical 2T2R cell enabling high precision and high density for RRAM-based in-memory computing. Sci China Inf Sci, 2024, 67: 152402","journal-title":"Sci China Inf Sci"},{"key":"4354_CR9","doi-asserted-by":"publisher","first-page":"200403","DOI":"10.1007\/s11432-023-3800-9","volume":"66","author":"Z Y Zhang","year":"2023","unstructured":"Zhang Z Y, Chen J W, Chen X, et al. From macro to microarchitecture: reviews and trends of SRAM-based compute-in-memory circuits. Sci China Inf Sci, 2023, 66: 200403","journal-title":"Sci China Inf Sci"},{"key":"4354_CR10","first-page":"1","volume-title":"Proceedings of International VLSI Symposium on Technology, Systems and Applications (VLSI-TSA\/VLSI-DAT), Taiwan","author":"B-S Liang","year":"2023","unstructured":"Liang B-S. AI computing in large-scale era: pre-trillion-scale neural network models and exa-scale supercomputing. In: Proceedings of International VLSI Symposium on Technology, Systems and Applications (VLSI-TSA\/VLSI-DAT), Taiwan, 2023. 1\u20133"},{"key":"4354_CR11","unstructured":"Wolters C, Yang X, Schlichtmann U, et al. Memory is all you need: an overview of compute-in-memory architectures for accelerating large language model inference. 2024. ArXiv:2406.08413"},{"key":"4354_CR12","doi-asserted-by":"publisher","first-page":"65","DOI":"10.1145\/1498765.1498785","volume":"52","author":"S Williams","year":"2009","unstructured":"Williams S, Waterman A, Patterson D. Roofline: an insightful visual performance model for multicore architectures. Commun ACM, 2009, 52: 65\u201376","journal-title":"Commun ACM"},{"key":"4354_CR13","unstructured":"Kim S, Hooper C, Wattanawong T, et al. Full stack optimization of transformer inference: a survey. 2023. ArXiv:2302.14017"},{"key":"4354_CR14","doi-asserted-by":"publisher","first-page":"1798","DOI":"10.1109\/JSSC.2022.3213542","volume":"58","author":"F Tu","year":"2023","unstructured":"Tu F, Wu Z, Wang Y, et al. TranCIM: full-digital bitline-transpose CIM-based sparse transformer accelerator with pipeline\/parallel reconfigurable modes. IEEE J Solid-State Circuits, 2023, 58: 1798\u20131809","journal-title":"IEEE J Solid-State Circuits"},{"key":"4354_CR15","first-page":"128","volume-title":"Proceedings of IEEE International Solid-State Circuits Conference (ISSCC), San Francisco","author":"A Guo","year":"2023","unstructured":"Guo A, Si X, Chen X, et al. A 28nm 64-kb 31.6-TFLOPS\/W digital-domain floating-point-computing-unit and double-bit 6T-SRAM computing-in-memory macro for floating-point CNNs. In: Proceedings of IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, 2023. 128\u2013130"},{"key":"4354_CR16","first-page":"574","volume-title":"Proceedings of IEEE International Solid-State Circuits Conference (ISSCC), San Francisco","author":"K Yoshioka","year":"2024","unstructured":"Yoshioka K. 34.5 A 818-4094TOPS\/W capacitor-reconfigured CIM macro for unified acceleration of CNNs and transformers. In: Proceedings of IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, 2024. 574\u2013576"},{"key":"4354_CR17","first-page":"248","volume-title":"Proceedings of IEEE International Solid-State Circuits Conference (ISSCC), San Francisco","author":"S Xie","year":"2021","unstructured":"Xie S, Ni C, Sayal A, et al. eDRAM-CIM: compute-in-memory design with reconfigurable embedded-dynamic-memory array realizing adaptive data converters and charge-domain computing. In: Proceedings of IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, 2021. 248\u2013250"},{"key":"4354_CR18","first-page":"1","volume-title":"Proceedings of IEEE Custom Integrated Circuits Conference (CICC), San Antonio","author":"J Song","year":"2023","unstructured":"Song J, Tang X, Luo H, et al. A calibration-free 15-level\/cell eDRAM computing-in-memory macro with 3T1C current-programmed dynamic-cascoded MLC achieving 233-to-304-TOPS\/W 4b MAC. In: Proceedings of IEEE Custom Integrated Circuits Conference (CICC), San Antonio, 2023. 1\u20132"},{"key":"4354_CR19","first-page":"578","volume-title":"Proceedings of IEEE International Solid-State Circuits Conference (ISSCC), San Francisco","author":"Y He","year":"2024","unstructured":"He Y, Fan S, Li X, et al. A 28 nm 2.4 Mb\/mm2 6.9\u201316.3 TOPS\/mm2 eDRAM-LUT-based digital-computing-in-memory macro with in-memory encoding and refreshing. In: Proceedings of IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, 2024. 578\u2013580"},{"key":"4354_CR20","doi-asserted-by":"publisher","first-page":"293","DOI":"10.1038\/s41586-024-07230-5","volume":"628","author":"S O Park","year":"2024","unstructured":"Park S O, Hong S, Sung S J, et al. Phase-change memory via a phase-changeable self-confined nano-filament. Nature, 2024, 628: 293\u2013298","journal-title":"Nature"},{"key":"4354_CR21","doi-asserted-by":"publisher","first-page":"1407","DOI":"10.1109\/TED.2020.2965403","volume":"67","author":"S Ikegawa","year":"2020","unstructured":"Ikegawa S, Mancoff F B, Janesky J, et al. Magnetoresistive random access memory: present and future. IEEE Trans Electron Devices, 2020, 67: 1407\u20131419","journal-title":"IEEE Trans Electron Devices"},{"key":"4354_CR22","first-page":"1","volume-title":"Proceedings of IEEE Hot Chips 33 Symposium (HCS)","author":"J H Kim","year":"2021","unstructured":"Kim J H, Kang S, Lee S, et al. Aquabolt-XL: Samsung HBM2-PIM with in-memory processing for ML accelerators and beyond. In: Proceedings of IEEE Hot Chips 33 Symposium (HCS), 2021. 1\u201326"},{"key":"4354_CR23","first-page":"1","volume-title":"Proceedings of IEEE Hot Chips 35 Symposium (HCS)","author":"J H Kim","year":"2023","unstructured":"Kim J H, Ro Y, So J, et al. Samsung PIM\/PNM for transformer based AI: energy efficiency on PIM\/PNM cluster. In: Proceedings of IEEE Hot Chips 35 Symposium (HCS), 2023. 1\u201331"},{"key":"4354_CR24","first-page":"1","volume-title":"Proceedings of IEEE Hot Chips 34 Symposium (HCS)","author":"Y Kwon","year":"2022","unstructured":"Kwon Y, Vladimir V K, Kim N, et al. System architecture and software stack for GDDR6-AiM. In: Proceedings of IEEE Hot Chips 34 Symposium (HCS), 2022. 1\u201325"},{"key":"4354_CR25","first-page":"1","volume-title":"Proceedings of IEEE 12th International Green and Sustainable Computing Conference (IGSC)","author":"J G\u00f3mez-Luna","year":"2021","unstructured":"G\u00f3mez-Luna J, Hajj I E, Fernandez I, et al. Benchmarking memory-centric computing systems: analysis of real processing-in-memory hardware. In: Proceedings of IEEE 12th International Green and Sustainable Computing Conference (IGSC), 2021. 1\u20137"},{"key":"4354_CR26","doi-asserted-by":"publisher","first-page":"110","DOI":"10.1109\/LCA.2020.3009347","volume":"19","author":"J H Lee","year":"2020","unstructured":"Lee J H, Zhang H, Lagrange V, et al. SmartSSD: FPGA accelerated near-storage data analytics on SSD. IEEE Comput Arch Lett, 2020, 19: 110\u2013113","journal-title":"IEEE Comput Arch Lett"},{"key":"4354_CR27","first-page":"297","volume-title":"Proceedings of IEEE International Symposium on High-Performance Computer Architecture (HPCA)","author":"Y An","year":"2024","unstructured":"An Y, Tang Y, Yi S, et al. StreamPIM: streaming matrix computation in racetrack memory. In: Proceedings of IEEE International Symposium on High-Performance Computer Architecture (HPCA), 2024. 297\u2013311"},{"key":"4354_CR28","doi-asserted-by":"publisher","first-page":"1223","DOI":"10.1109\/TVLSI.2023.3282046","volume":"31","author":"S Sridharan","year":"2023","unstructured":"Sridharan S, Stevens J R, Roy K, et al. X-Former: in-memory acceleration of transformers. IEEE Trans VLSI Syst, 2023, 31: 1223\u20131233","journal-title":"IEEE Trans VLSI Syst"},{"key":"4354_CR29","doi-asserted-by":"publisher","first-page":"200404","DOI":"10.1007\/s11432-024-4137-4","volume":"67","author":"W J Li","year":"2024","unstructured":"Li W J, Lyu D X, Wang G, et al. Hardware-oriented algorithms for softmax and layer normalization of large language models. Sci China Inf Sci, 2024, 67: 200404","journal-title":"Sci China Inf Sci"},{"key":"4354_CR30","doi-asserted-by":"publisher","first-page":"200401","DOI":"10.1007\/s11432-023-3926-8","volume":"67","author":"Y F Liu","year":"2024","unstructured":"Liu Y F, Li X Y, Yin S Y. Review of chiplet-based design: system architecture and interconnection. Sci China Inf Sci, 2024, 67: 200401","journal-title":"Sci China Inf Sci"},{"key":"4354_CR31","doi-asserted-by":"publisher","first-page":"113","DOI":"10.1109\/LCA.2023.3305386","volume":"22","author":"J Choi","year":"2023","unstructured":"Choi J, Park J, Kyung K, et al. Unleashing the potential of PIM: accelerating large batched inference of transformer-based generative models. IEEE Comput Arch Lett, 2023, 22: 113\u2013116","journal-title":"IEEE Comput Arch Lett"},{"key":"4354_CR32","doi-asserted-by":"publisher","first-page":"200402","DOI":"10.1007\/s11432-024-4155-7","volume":"67","author":"L Chen","year":"2024","unstructured":"Chen L, Chen Y Q, Chu Z F, et al. Large circuit models: opportunities and challenges. Sci China Inf Sci, 2024, 67: 200402","journal-title":"Sci China Inf Sci"},{"key":"4354_CR33","doi-asserted-by":"publisher","first-page":"200405","DOI":"10.1007\/s11432-024-4144-y","volume":"67","author":"S H Han","year":"2024","unstructured":"Han S H, Liu S S, Du S C, et al. CMN: a co-designed neural architecture search for efficient computing-in-memory-based mixture-of-experts. Sci China Inf Sci, 2024, 67: 200405","journal-title":"Sci China Inf Sci"},{"key":"4354_CR34","doi-asserted-by":"publisher","first-page":"249","DOI":"10.1145\/3579990.3580009","volume-title":"Proceedings of the 21st ACM\/IEEE International Symposium on Code Generation and Optimization","author":"Y Shin","year":"2023","unstructured":"Shin Y, Park J, Cho S, et al. PIMFlow: compiler and runtime support for CNN models on processing-in-memory DRAM. In: Proceedings of the 21st ACM\/IEEE International Symposium on Code Generation and Optimization, 2023. 249\u2013262"},{"key":"4354_CR35","first-page":"1","volume-title":"Proceedings of IEEE International Solid-State Circuits Conference (ISSCC), San Francisco","author":"P-C Wu","year":"2022","unstructured":"Wu P-C, Su J-W, Chung Y-L, et al. A 28 nm 1 Mb time-domain computing-in-memory 6T-SRAM macro with a 6.6 ns latency, 1241 GOPS and 37.01 TOPS\/W for 8b-MAC operations for edge-AI devices. In: Proceedings of IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, 2022. 1\u20133"},{"key":"4354_CR36","doi-asserted-by":"publisher","first-page":"3021","DOI":"10.1109\/JSSC.2021.3095232","volume":"56","author":"J Yang","year":"2021","unstructured":"Yang J, Kong Y, Zhang Z, et al. TIMAQ: a time-domain computing-in-memory-based processor using predictable decomposed convolution for arbitrary quantized DNNs. IEEE J Solid-State Circuits, 2021, 56: 3021\u20133038","journal-title":"IEEE J Solid-State Circuits"},{"key":"4354_CR37","doi-asserted-by":"publisher","first-page":"2826","DOI":"10.1109\/JSSC.2023.3283186","volume":"58","author":"R Dorrance","year":"2023","unstructured":"Dorrance R, Dasalukunte D, Wang H, et al. An energy-efficient Bayesian neural network accelerator with CiM and a time-interleaved Hadamard digital GRNG using 22-nm FinFET. IEEE J Solid-State Circuits, 2023, 58: 2826\u20132838","journal-title":"IEEE J Solid-State Circuits"},{"key":"4354_CR38","first-page":"394","volume-title":"Proceedings of IEEE International Solid-State Circuits Conference (ISSCC), San Francisco","author":"J Yang","year":"2019","unstructured":"Yang J, Kong Y, Wang Z, et al. Sandwich-RAM: an energy-efficient in-memory BWN architecture with pulse-width modulation. In: Proceedings of IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, 2019. 394\u2013396"},{"key":"4354_CR39","doi-asserted-by":"publisher","first-page":"2679","DOI":"10.1109\/JSSC.2017.2712626","volume":"52","author":"D Miyashita","year":"2017","unstructured":"Miyashita D, Kousai S, Suzuki T, et al. A neuromorphic chip optimized for deep learning and CMOS technology with time-domain analog and digital mixed-signal processing. IEEE J Solid-State Circuits, 2017, 52: 2679\u20132689","journal-title":"IEEE J Solid-State Circuits"},{"key":"4354_CR40","first-page":"126","volume-title":"Proceedings of IEEE International Solid-State Circuits Conference (ISSCC), San Francisco","author":"P-C Wu","year":"2023","unstructured":"Wu P-C, Su J-W, Hong L-Y, et al. A 22 nm 832 Kb hybrid-domain floating-point SRAM in-memory-compute macro with 16.2\u201370.2 TFLOPS\/W for high-accuracy AI-edge devices. In: Proceedings of IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, 2023. 126\u2013128"},{"key":"4354_CR41","doi-asserted-by":"publisher","first-page":"3032","DOI":"10.1109\/JSSC.2024.3375359","volume":"59","author":"A Guo","year":"2024","unstructured":"Guo A, Xi C, Dong F, et al. A 28-nm 64-kb 31.6-TFLOPS\/W digital-domain floating-point-computing-unit and double-bit 6T-SRAM computing-in-memory macro for floating-point CNNs. IEEE J Solid-State Circuits, 2024, 59: 3032\u20133044","journal-title":"IEEE J Solid-State Circuits"},{"key":"4354_CR42","first-page":"570","volume-title":"Proceedings of IEEE International Solid-State Circuits Conference (ISSCC), San Francisco","author":"A Guo","year":"2024","unstructured":"Guo A, Chen X, Dong F, et al. A 22 nm 64 kb lightning-like hybrid computing-in-memory macro with a compressed adder tree and analog-storage quantizers for transformer and CNNs. In: Proceedings of IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, 2024. 570\u2013572"},{"key":"4354_CR43","first-page":"1","volume-title":"Proceedings of IEEE Custom Integrated Circuits Conference (CICC), Denver","author":"S Jeong","year":"2024","unstructured":"Jeong S, Oh J, Jeon D. A 28 nm 157TOPS\/W 446.9 Kb\/mm2 compute-in-memory SRAM macro with analog-digital hybrid computing for deep neural network inference. In: Proceedings of IEEE Custom Integrated Circuits Conference (CICC), Denver, 2024. 1\u20132"},{"key":"4354_CR44","doi-asserted-by":"publisher","first-page":"2790","DOI":"10.1109\/JSSC.2020.3005754","volume":"55","author":"Y C Chiu","year":"2020","unstructured":"Chiu Y C, Zhang Z, Chen J J, et al. A 4-Kb 1-to-8-bit configurable 6T SRAM-based computation-in-memory unit-macro for CNN-based AI edge processors. IEEE J Solid-State Circuits, 2020, 55: 2790\u20132801","journal-title":"IEEE J Solid-State Circuits"},{"key":"4354_CR45","doi-asserted-by":"publisher","first-page":"129","DOI":"10.1109\/LSSC.2021.3093354","volume":"4","author":"M Ali","year":"2021","unstructured":"Ali M, Chakraborty I, Saxena U, et al. A 35.5\u2013127.2 TOPS\/W dynamic sparsity-aware reconfigurable-precision compute-in-memory SRAM macro for machine learning. IEEE Solid-State Circuits Lett, 2021, 4: 129\u2013132","journal-title":"IEEE Solid-State Circuits Lett"},{"key":"4354_CR46","first-page":"242","volume-title":"Proceedings of IEEE International Solid-State Circuits Conference (ISSCC)","author":"R Guo","year":"2021","unstructured":"Guo R, Yue Z, Si X, et al. A 5.99-to-691.1 TOPS\/W tensor-train in-memory-computing processor using bit-level-sparsity-based optimization and variable-precision quantization. In: Proceedings of IEEE International Solid-State Circuits Conference (ISSCC), 2021. 242\u2013244"},{"key":"4354_CR47","doi-asserted-by":"publisher","first-page":"1871","DOI":"10.1109\/JSSC.2023.3269098","volume":"58","author":"A Kneip","year":"2023","unstructured":"Kneip A, Lefebvre M, Verecken J, et al. IMPACT: a 1-to-4b 813-TOPS\/W 22-nm FD-SOI compute-in-memory CNN accelerator featuring a 4.2-POPS\/W 146-TOPS\/mm2 CIM-SRAM with multi-bit analog batch-normalization. IEEE J Solid-State Circuits, 2023, 58: 1871\u20131884","journal-title":"IEEE J Solid-State Circuits"},{"key":"4354_CR48","doi-asserted-by":"publisher","first-page":"609","DOI":"10.1109\/JSSC.2021.3108344","volume":"57","author":"J W Su","year":"2022","unstructured":"Su J W, Si X, Chou Y C, et al. Two-way transpose multibit 6T SRAM computing-in-memory macro for inference-training AI edge chips. IEEE J Solid-State Circuits, 2022, 57: 609\u2013624","journal-title":"IEEE J Solid-State Circuits"},{"key":"4354_CR49","doi-asserted-by":"publisher","first-page":"2817","DOI":"10.1109\/JSSC.2021.3073254","volume":"56","author":"X Si","year":"2021","unstructured":"Si X, Tu Y N, Huang W H, et al. A local computing cell and 6T SRAM-based computing-in-memory macro with 8-b MAC operation for edge AI chips. IEEE J Solid-State Circuits, 2021, 56: 2817\u20132831","journal-title":"IEEE J Solid-State Circuits"},{"key":"4354_CR50","doi-asserted-by":"publisher","first-page":"1037","DOI":"10.1109\/JSSC.2022.3232601","volume":"58","author":"H Wang","year":"2023","unstructured":"Wang H, Liu R, Dorrance R, et al. A charge domain SRAM compute-in-memory macro with C-2C ladder-based 8-bit MAC unit in 22-nm FinFET process for edge inference. IEEE J Solid-State Circuits, 2023, 58: 1037\u20131050","journal-title":"IEEE J Solid-State Circuits"},{"key":"4354_CR51","doi-asserted-by":"publisher","first-page":"1924","DOI":"10.1109\/JSSC.2021.3056447","volume":"56","author":"Z Chen","year":"2021","unstructured":"Chen Z, Yu Z, Jin Q, et al. CAP-RAM: a charge-domain in-memory computing 6T-SRAM for accurate and precision-programmable CNN inference. IEEE J Solid-State Circuits, 2021, 56: 1924\u20131935","journal-title":"IEEE J Solid-State Circuits"},{"key":"4354_CR52","doi-asserted-by":"publisher","first-page":"217","DOI":"10.1109\/JSSC.2018.2880918","volume":"54","author":"A Biswas","year":"2019","unstructured":"Biswas A, Chandrakasan A P. CONV-SRAM: an energy-efficient SRAM with in-memory dot-product computation for low-power convolutional neural networks. IEEE J Solid-State Circuits, 2019, 54: 217\u2013230","journal-title":"IEEE J Solid-State Circuits"},{"key":"4354_CR53","first-page":"1","volume-title":"Proceedings of IEEE Custom Integrated Circuits Conference (CICC), Austin","author":"X Yang","year":"2021","unstructured":"Yang X, Zhu K, Tang X, et al. An in-memory-computing charge-domain ternary CNN classifier. In: Proceedings of IEEE Custom Integrated Circuits Conference (CICC), Austin, 2021. 1\u20132"},{"key":"4354_CR54","doi-asserted-by":"publisher","first-page":"1888","DOI":"10.1109\/JSSC.2020.2992886","volume":"55","author":"Z Jiang","year":"2020","unstructured":"Jiang Z, Yin S, Seo J S, et al. C3SRAM: an in-memory-computing SRAM macro based on robust capacitive coupling computing mechanism. IEEE J Solid-State Circuits, 2020, 55: 1888\u20131897","journal-title":"IEEE J Solid-State Circuits"},{"key":"4354_CR55","first-page":"1","volume-title":"Proceedings of IEEE Custom Integrated Circuits Conference (CICC), Denver","author":"Z Zhang","year":"2024","unstructured":"Zhang Z, Liu Z, Liu F, et al. A 28 nm 16 kb aggregation and combination computing-in-memory macro with dual-level sparsity modulation and sparse-tracking ADCs for GCNs. In: Proceedings of IEEE Custom Integrated Circuits Conference (CICC), Denver, 2024. 1\u20132"},{"key":"4354_CR56","doi-asserted-by":"publisher","first-page":"243","DOI":"10.1109\/JSSC.2022.3222059","volume":"58","author":"F Tu","year":"2023","unstructured":"Tu F, Wang Y, Wu Z, et al. ReDCIM: reconfigurable digital computing- in-memory processor with unified FP\/INT pipeline for cloud AI acceleration. IEEE J Solid-State Circuits, 2023, 58: 243\u2013255","journal-title":"IEEE J Solid-State Circuits"},{"key":"4354_CR57","first-page":"252","volume-title":"Proceedings of IEEE International Solid-State Circuits Conference (ISSCC), San Francisco","author":"Y D Chih","year":"2021","unstructured":"Chih Y D, Lee P H, Fujiwara H, et al. An 89 TOPS\/W and 16.3 TOPS\/mm2 all-digital SRAM-based full-precision compute-in-memory macro in 22 nm for machine-learning edge applications. In: Proceedings of IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, 2021. 252\u2013254"},{"key":"4354_CR58","first-page":"254","volume-title":"Proceedings of IEEE International Solid-State Circuits Conference (ISSCC), San Francisco","author":"F Tu","year":"2023","unstructured":"Tu F, Wang Y, Wu Z, et al. TensorCIM: a 28 nm 3.7 nJ\/Gather and 8.3 TFLOPS\/W FP32 digital-CIM tensor processor for MCM-CIM-based beyond-NN acceleration. In: Proceedings of IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, 2023. 254\u2013256"},{"key":"4354_CR59","doi-asserted-by":"publisher","first-page":"76","DOI":"10.1109\/JSSC.2019.2939682","volume":"55","author":"J Wang","year":"2020","unstructured":"Wang J, Wang X, Eckert C, et al. A 28-nm compute SRAM with bit-serial logic\/arithmetic operations for programmable in-memory vector computing. IEEE J Solid-State Circuits, 2020, 55: 76\u201386","journal-title":"IEEE J Solid-State Circuits"},{"key":"4354_CR60","first-page":"1","volume-title":"Proceedings of IEEE International Solid-State Circuits Conference (ISSCC), San Francisco","author":"H Fujiwara","year":"2022","unstructured":"Fujiwara H, Mori H, Zhao W-C, et al. A 5-nm 254-TOPS\/W 221-TOPS\/mm2 fully-digital computing-in-memory macro supporting wide-range dynamic-voltage-frequency scaling and simultaneous MAC and write operations. In: Proceedings of IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, 2022. 1\u20133"},{"key":"4354_CR61","first-page":"112","volume-title":"Proceedings of IEEE Symposium on VLSI Technology and Circuits, Honolulu","author":"S Xie","year":"2022","unstructured":"Xie S, Ni C, Jain P, et al. Gain-cell CIM: leakage and bitline swing aware 2T1C gain-cell eDRAM compute in memory design with bitline precharge DACs and compact Schmitt trigger ADCs. In: Proceedings of IEEE Symposium on VLSI Technology and Circuits, Honolulu, 2022. 112\u2013113"},{"key":"4354_CR62","first-page":"256","volume-title":"Proceedings of IEEE International Solid-State Circuits Conference (ISSCC), San Francisco","author":"S Kim","year":"2023","unstructured":"Kim S, Li Z, Um S, et al. DynaPlasia: an eDRAM in-memory-computing-based reconfigurable spatial accelerator with triple-mode cell for dynamic resource switching. In: Proceedings of IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, 2023. 256\u2013258"},{"key":"4354_CR63","first-page":"568","volume-title":"Proceedings of IEEE International Solid-State Circuits Conference (ISSCC), San Francisco","author":"W S Khwa","year":"2024","unstructured":"Khwa W S, Wu P C, Wu J J, et al. A 16 nm 96 Kb integer\/floating-point dual-mode-gain-cell-computing-in-memory macro achieving 73.3\u2013163.3 TOPS\/W and 33.2\u201391.2 TFLOPS\/W for AI-edge devices. In: Proceedings of IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, 2024. 568\u2013570"},{"key":"4354_CR64","first-page":"240","volume-title":"Proceedings of IEEE International Solid-State Circuits Conference (ISSCC), San Francisco","author":"Z Chen","year":"2021","unstructured":"Chen Z, Chen X, Gu J. A 65 nm 3T dynamic analog RAM-based computing-in-memory macro and CNN accelerator with retention enhancement, adaptive analog sparsity and 44 TOPS\/W system energy efficiency. In: Proceedings of IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, 2021. 240\u2013242"},{"key":"4354_CR65","first-page":"1","volume-title":"Proceedings of Design, Automation & Test in Europe Conference & Exhibition (DATE)","author":"R Zhou","year":"2023","unstructured":"Zhou R, Tabrizchi S, Morsali M, et al. P-PIM: a parallel processing-in-DRAM framework enabling row hammer protection. In: Proceedings of Design, Automation & Test in Europe Conference & Exhibition (DATE), 2023. 1\u20136"},{"key":"4354_CR66","first-page":"1","volume-title":"Proceedings of IEEE\/ACM International Conference on Computer Aided Design (ICCAD)","author":"J Heo","year":"2023","unstructured":"Heo J, Shin Y, Choi S, et al. PRIMO: a full-stack processing-in-DRAM emulation framework for machine learning workloads. In: Proceedings of IEEE\/ACM International Conference on Computer Aided Design (ICCAD), 2023. 1\u20139"},{"key":"4354_CR67","doi-asserted-by":"publisher","first-page":"1456","DOI":"10.1109\/TCAD.2023.3342605","volume":"43","author":"J Wang","year":"2024","unstructured":"Wang J, Ge M, Ding B, et al. NicePIM: design space exploration for processing-in-memory DNN accelerators with 3-D stacked-DRAM. IEEE Trans Comput-Aided Des Integr Circuits Syst, 2024, 43: 1456\u20131469","journal-title":"IEEE Trans Comput-Aided Des Integr Circuits Syst"},{"key":"4354_CR68","first-page":"879","volume-title":"Proceedings of the 29th ACM International Conference on Architectural Support for Programming Languages and Operating Systems","author":"C Li","year":"2024","unstructured":"Li C, Zhou Z, Wang Y, et al. PIM-DL: expanding the applicability of commodity DRAM-PIMs for deep learning via algorithm-system co-optimization. In: Proceedings of the 29th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, 2024. 879\u2013896"},{"key":"4354_CR69","first-page":"1","volume-title":"Proceedings of the 24th International Symposium on Quality Electronic Design (ISQED)","author":"H Kim","year":"2023","unstructured":"Kim H, Lee H, Kim J, et al. Cache register sharing structure for channel-level near-memory processing in NAND flash memory. In: Proceedings of the 24th International Symposium on Quality Electronic Design (ISQED), 2023. 1\u20136"},{"key":"4354_CR70","doi-asserted-by":"publisher","first-page":"1359","DOI":"10.1109\/MICRO56248.2022.00093","volume-title":"Proceedings of the 55th IEEE\/ACM International Symposium on Microarchitecture (MICRO)","author":"H Lee","year":"2022","unstructured":"Lee H, Kim M, Min D, et al. 3D-FPIM: an extreme energy-efficient DNN acceleration system using 3D NAND flash-based in-situ PIM unit. In: Proceedings of the 55th IEEE\/ACM International Symposium on Microarchitecture (MICRO), 2022. 1359\u20131376"},{"key":"4354_CR71","first-page":"1291","volume":"71","author":"M Kang","year":"2021","unstructured":"Kang M, Kim H, Shin H, et al. S-FLASH: a NAND flash-based deep neural network accelerator exploiting bit-level sparsity. IEEE Trans Comput, 2021, 71: 1291\u20131304","journal-title":"IEEE Trans Comput"},{"key":"4354_CR72","doi-asserted-by":"publisher","first-page":"150","DOI":"10.1109\/TCAD.2022.3175031","volume":"42","author":"T Yang","year":"2023","unstructured":"Yang T, Li D, Ma F, et al. PASGCN: an ReRAM-based PIM design for GCN with adaptively sparsified graphs. IEEE Trans Comput-Aided Des Integr Circuits Syst, 2023, 42: 150\u2013163","journal-title":"IEEE Trans Comput-Aided Des Integr Circuits Syst"},{"key":"4354_CR73","first-page":"1","volume-title":"Proceedings of the 39th International Conference on Computer-Aided Design","author":"B Li","year":"2020","unstructured":"Li B, Wang Y, Chen Y. HitM: high-throughput ReRAM-based PIM for multi-modal neural networks. In: Proceedings of the 39th International Conference on Computer-Aided Design, 2020. 1\u20137"},{"key":"4354_CR74","first-page":"2872","volume":"33","author":"H Jin","year":"2021","unstructured":"Jin H, Liu C, Liu H, et al. ReHy: a ReRAM-based digital\/analog hybrid PIM architecture for accelerating CNN training. IEEE Trans Parallel Distrib Syst, 2021, 33: 2872\u20132884","journal-title":"IEEE Trans Parallel Distrib Syst"},{"key":"4354_CR75","first-page":"583","volume-title":"Proceedings of the 58th ACM\/IEEE Design Automation Conference (DAC)","author":"T Yang","year":"2021","unstructured":"Yang T, Li D, Han Y, et al. PIMGCN: a ReRAM-based PIM design for graph convolutional network acceleration. In: Proceedings of the 58th ACM\/IEEE Design Automation Conference (DAC), 2021. 583\u2013588"},{"key":"4354_CR76","doi-asserted-by":"publisher","first-page":"1087","DOI":"10.1145\/3489517.3530575","volume-title":"Proceedings of the 59th ACM\/IEEE Design Automation Conference (DAC)","author":"F Liu","year":"2022","unstructured":"Liu F, Zhao W, Chen Y, et al. PIM-DH: ReRAM-based processing-in-memory architecture for deep hashing acceleration. In: Proceedings of the 59th ACM\/IEEE Design Automation Conference (DAC), 2022. 1087\u20131092"},{"key":"4354_CR77","doi-asserted-by":"crossref","unstructured":"Mamdouh A, Geng H, Niemier M, et al. Shared-PIM: enabling concurrent computation and data flow for faster processing-in-DRAM. 2024. ArXiv:2408.15489","DOI":"10.1109\/TCAD.2025.3565466"},{"key":"4354_CR78","doi-asserted-by":"publisher","first-page":"20","DOI":"10.1109\/MM.2022.3164651","volume":"42","author":"J H Kim","year":"2022","unstructured":"Kim J H, Kang S H, Lee S, et al. Aquabolt-XL HBM2-PIM, LPDDR5-PIM with in-memory processing, and AXDIMM with acceleration buffer. IEEE Micro, 2022, 42: 20\u201330","journal-title":"IEEE Micro"},{"key":"4354_CR79","doi-asserted-by":"publisher","first-page":"27","DOI":"10.1145\/3007787.3001140","volume":"44","author":"P Chi","year":"2016","unstructured":"Chi P, Li S, Xu C, et al. Prime: a novel processing-in-memory architecture for neural network computation in ReRAM-based main memory. ACM SIGARCH Comput Archit News, 2016, 44: 27\u201339","journal-title":"ACM SIGARCH Comput Archit News"},{"key":"4354_CR80","first-page":"1","volume-title":"Proceedings of the 52nd IEEE Design Automation Conference (DAC)","author":"Y Wang","year":"2015","unstructured":"Wang Y, Han Y, Zhang L, et al. ProPRAM: exploiting the transparent logic resources in non-volatile memory for near data computing. In: Proceedings of the 52nd IEEE Design Automation Conference (DAC), 2015. 1\u20136"},{"key":"4354_CR81","first-page":"58","volume-title":"Proceedings of the 51st ACM\/IEEE Annual International Symposium on Computer Architecture (ISCA)","author":"H W Chiang","year":"2024","unstructured":"Chiang H W, Nien C F, Cheng H Y, et al. ReAIM: a ReRAM-based adaptive ising machine for solving combinatorial optimization problems. In: Proceedings of the 51st ACM\/IEEE Annual International Symposium on Computer Architecture (ISCA), 2024. 58\u201372"},{"key":"4354_CR82","first-page":"1","volume-title":"Proceedings of the 53rd IEEE Design Automation Conference (DAC)","author":"S Li","year":"2016","unstructured":"Li S, Xu C, Zou Q, et al. Pinatubo: a processing-in-memory architecture for bulk bitwise operations in emerging non-volatile memories. In: Proceedings of the 53rd IEEE Design Automation Conference (DAC), 2016. 1\u20136"},{"key":"4354_CR83","first-page":"1","volume-title":"Proceedings of IEEE 3rd International Conference on Artificial Intelligence Circuits and Systems (AICAS)","author":"S Bavikadi","year":"2021","unstructured":"Bavikadi S, Sutradhar P R, Ganguly A, et al. UPIM: performance-aware online learning capable processing-in-memory. In: Proceedings of IEEE 3rd International Conference on Artificial Intelligence Circuits and Systems (AICAS), 2021. 1\u20134"},{"key":"4354_CR84","doi-asserted-by":"publisher","first-page":"4145","DOI":"10.1109\/TCAD.2022.3197500","volume":"41","author":"H Sharma","year":"2022","unstructured":"Sharma H, Mandal S K, Doppa J R, et al. SWAP: a server-scale communication-aware chiplet-based manycore PIM accelerator. IEEE Trans Comput-Aided Des Integr Circuits Syst, 2022, 41: 4145\u20134156","journal-title":"IEEE Trans Comput-Aided Des Integr Circuits Syst"},{"key":"4354_CR85","first-page":"1265","volume-title":"Proceedings of Design, Automation & Test in Europe Conference & Exhibition (DATE)","author":"S Angizi","year":"2020","unstructured":"Angizi S, Sun J, Zhang W, et al. PIM-Aligner: a processing-in-MRAM platform for biological sequence alignment. In: Proceedings of Design, Automation & Test in Europe Conference & Exhibition (DATE), 2020. 1265\u20131270"},{"key":"4354_CR86","doi-asserted-by":"publisher","first-page":"129401","DOI":"10.1007\/s11432-021-3407-2","volume":"66","author":"W W Shan","year":"2023","unstructured":"Shan W W, Cui Y Q, Dai W T, et al. An efficient path delay variability model for wide-voltage-range digital circuits. Sci China Inf Sci, 2023, 66: 129401","journal-title":"Sci China Inf Sci"},{"key":"4354_CR87","doi-asserted-by":"publisher","first-page":"200403","DOI":"10.1007\/s11432-024-4071-6","volume":"67","author":"X Luo","year":"2024","unstructured":"Luo X, Zhang C, Geng C B, et al. TSCompiler: efficient compilation framework for dynamic-shape models. Sci China Inf Sci, 2024, 67: 200403","journal-title":"Sci China Inf Sci"},{"key":"4354_CR88","doi-asserted-by":"publisher","first-page":"200406","DOI":"10.1007\/s11432-024-4101-6","volume":"67","author":"J Y Zhang","year":"2024","unstructured":"Zhang J Y, Shen J R, Wang Z K, et al. SpikingMiniLM: energy-efficient spiking transformer for natural language understanding. Sci China Inf Sci, 2024, 67: 200406","journal-title":"Sci China Inf Sci"},{"key":"4354_CR89","doi-asserted-by":"publisher","first-page":"162404","DOI":"10.1007\/s11432-021-3519-1","volume":"66","author":"Z H Xia","year":"2023","unstructured":"Xia Z H, Wan R, Chen J N, et al. Reconfigurable spatial-parallel stochastic computing for accelerating sparse convolutional neural networks. Sci China Inf Sci, 2023, 66: 162404","journal-title":"Sci China Inf Sci"},{"key":"4354_CR90","first-page":"4510","volume-title":"Proceedings of Conference on Computer Vision and Pattern Recognition (CVPR)","author":"M Sandler","year":"2018","unstructured":"Sandler M, Howard A, Zhu M, et al. MobileNetV2: inverted residuals and linear bottlenecks. In: Proceedings of Conference on Computer Vision and Pattern Recognition (CVPR), 2018. 4510\u20134520"},{"key":"4354_CR91","first-page":"770","volume-title":"Proceedings of Conference on Computer Vision and Pattern Recognition (CVPR)","author":"K He","year":"2016","unstructured":"He K, Zhang X, Ren S, et al. Deep residual learning for image recognition. In: Proceedings of Conference on Computer Vision and Pattern Recognition (CVPR), 2016. 770\u2013778"},{"key":"4354_CR92","doi-asserted-by":"publisher","first-page":"160402","DOI":"10.1007\/s11432-023-3751-y","volume":"66","author":"W Tong","year":"2023","unstructured":"Tong W, Liu Y. Recent progress of layered memristors based on two-dimensional MoS2. Sci China Inf Sci, 2023, 66: 160402","journal-title":"Sci China Inf Sci"},{"key":"4354_CR93","volume-title":"Proceedings of ACM\/IEEE 51st Annual International Symposium on Computer Architecture (ISCA)","author":"Y Zhao","year":"2024","unstructured":"Zhao Y, Gao M, Liu F, et al. UM-PIM: DRAM-based PIM with uniform & shared memory space. In: Proceedings of ACM\/IEEE 51st Annual International Symposium on Computer Architecture (ISCA), 2024"},{"key":"4354_CR94","first-page":"628","volume-title":"Proceedings of ACM\/IEEE 51st International Symposium on Computer Architecture (ISCA), Buenos Aires","author":"B Tian","year":"2024","unstructured":"Tian B, Li Y, Jiang L, et al. NDPBridge: enabling cross-bank coordination in near-DRAM-bank processing architectures. In: Proceedings of ACM\/IEEE 51st International Symposium on Computer Architecture (ISCA), Buenos Aires, 2024. 628\u2013643"},{"key":"4354_CR95","doi-asserted-by":"publisher","first-page":"1474","DOI":"10.1109\/MICRO61859.2024.00108","volume-title":"Proceedings of the 57th IEEE\/ACM International Symposium on Microarchitecture (MICRO)","author":"Z Yu","year":"2024","unstructured":"Yu Z, Liang S, Ma T, et al. Cambricon-LLM: a chiplet-based hybrid architecture for on-device inference of 70B LLM. In: Proceedings of the 57th IEEE\/ACM International Symposium on Microarchitecture (MICRO), 2024, 1474\u20131488"},{"key":"4354_CR96","first-page":"722","volume-title":"Proceedings of the 29th ACM International Conference on Architectural Support for Programming Languages and Operating","author":"G Heo","year":"2024","unstructured":"Heo G, Lee S, Cho J, et al. NeuPIMs: NPU-PIM heterogeneous acceleration for batched LLM inferencing. In: Proceedings of the 29th ACM International Conference on Architectural Support for Programming Languages and Operating, 2024. 722\u2013737"},{"key":"4354_CR97","first-page":"950","volume-title":"Proceedings of the 29th ACM International Conference on Architectural Support for Programming Languages and Operating","author":"C Li","year":"2024","unstructured":"Li C, Zhou Z, Zheng S, et al. SpecPIM: accelerating speculative inference on PIM-enabled system via architecture-dataflow co-exploration. In: Proceedings of the 29th ACM International Conference on Architectural Support for Programming Languages and Operating, 2024. 950\u2013965"}],"container-title":["Science China Information Sciences"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11432-024-4354-y.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s11432-024-4354-y\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11432-024-4354-y.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,9,10]],"date-time":"2025-09-10T06:38:27Z","timestamp":1757486307000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s11432-024-4354-y"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,9,2]]},"references-count":97,"journal-issue":{"issue":"10","published-print":{"date-parts":[[2025,10]]}},"alternative-id":["4354"],"URL":"https:\/\/doi.org\/10.1007\/s11432-024-4354-y","relation":{},"ISSN":["1674-733X","1869-1919"],"issn-type":[{"value":"1674-733X","type":"print"},{"value":"1869-1919","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,9,2]]},"assertion":[{"value":"27 September 2024","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"30 December 2024","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"19 March 2025","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"2 September 2025","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}],"article-number":"201401"}}