{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,24]],"date-time":"2025-05-24T09:10:05Z","timestamp":1748077805082,"version":"3.41.0"},"reference-count":32,"publisher":"Springer Science and Business Media LLC","issue":"6","license":[{"start":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T00:00:00Z","timestamp":1747785600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T00:00:00Z","timestamp":1747785600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Sci. China Inf. Sci."],"published-print":{"date-parts":[[2025,6]]},"DOI":"10.1007\/s11432-024-4406-y","type":"journal-article","created":{"date-parts":[[2025,5,24]],"date-time":"2025-05-24T08:33:43Z","timestamp":1748075623000},"update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Co-optimization of ferroelectric gate stacks on operation voltage and memory window for next-generation NAND flash"],"prefix":"10.1007","volume":"68","author":[{"given":"Bo","family":"Chen","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yizhi","family":"Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yifan","family":"Wu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pengpeng","family":"Sang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jixuan","family":"Wu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xuepeng","family":"Zhan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jiezhi","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2025,5,21]]},"reference":[{"key":"4406_CR1","doi-asserted-by":"publisher","first-page":"100048","DOI":"10.1016\/j.chip.2023.100048","volume":"2","author":"T Sugiura","year":"2023","unstructured":"Sugiura T, Yamamura K, Watanabe Y, et al. Circuits and devices for standalone large-scale integration (LSI) chips and Internet of Things (IoT) applications: a review. Chip, 2023, 2: 100048","journal-title":"Chip"},{"key":"4406_CR2","first-page":"14","volume-title":"Proceedings of IEEE Symposium on VLSI Technology","author":"H Tanaka","year":"2007","unstructured":"Tanaka H, Kido M, Yahashi K, et al. Bit cost scalable technology with punch and plug process for ultra high density flash memory. In: Proceedings of IEEE Symposium on VLSI Technology, 2007. 14\u201315"},{"key":"4406_CR3","first-page":"1","volume-title":"Proceedings of IEEE Symposium on VLSI Technology and Circuits","author":"H Terada","year":"2024","unstructured":"Terada H, Yamaguchi K, Yokoi T, et al. Up to 57% reduction in effective resistivity of word lines of 3D-nand memory by grain-size control, material selection, and seam removal. In: Proceedings of IEEE Symposium on VLSI Technology and Circuits, 2024. 1\u20132"},{"key":"4406_CR4","doi-asserted-by":"publisher","first-page":"281","DOI":"10.1109\/TCE.2022.3189761","volume":"68","author":"Y Luo","year":"2022","unstructured":"Luo Y, Lin M, Pan Y, et al. Dual locality-based flash translation layer for NAND flash-based consumer electronics. IEEE Trans Consumer Electron, 2022, 68: 281\u2013290","journal-title":"IEEE Trans Consumer Electron"},{"key":"4406_CR5","first-page":"327","volume-title":"Proceedings of International Symposium on VLSI Design and Test","author":"D Shekhawat","year":"2023","unstructured":"Shekhawat D, Gandhi J, Sekhar C B R, et al. A nand flash memory controller for energy-constrained edge computing applications. In: Proceedings of International Symposium on VLSI Design and Test, 2023. 327\u2013342"},{"key":"4406_CR6","first-page":"1","volume-title":"Proceedings of IEEE International Electron Devices Meeting (IEDM)","author":"K Ishimaru","year":"2019","unstructured":"Ishimaru K. Future of non-volatile memory \u2014 from storage to computing. In: Proceedings of IEEE International Electron Devices Meeting (IEDM), 2019. 1\u20133"},{"key":"4406_CR7","doi-asserted-by":"publisher","first-page":"56","DOI":"10.1109\/MSSC.2020.3021841","volume":"12","author":"Y Li","year":"2020","unstructured":"Li Y. 3D NAND memory and its application in solid-state drives: architecture, reliability, flash management techniques, and current trends. IEEE Solid-State Circ Mag, 2020, 12: 56\u201365","journal-title":"IEEE Solid-State Circ Mag"},{"key":"4406_CR8","first-page":"1","volume-title":"Proceedings of IEEE International Memory Workshop (IMW)","author":"S I Shim","year":"2023","unstructured":"Shim S I, Jang J, Song J. Trends and future challenges of 3D NAND flash memory. In: Proceedings of IEEE International Memory Workshop (IMW), 2023. 1\u20134"},{"key":"4406_CR9","doi-asserted-by":"publisher","first-page":"10697","DOI":"10.3390\/app122110697","volume":"12","author":"J K Park","year":"2022","unstructured":"Park J K, Kim S E. A review of cell operation algorithm for 3D NAND flash memory. Appl Sci, 2022, 12: 10697","journal-title":"Appl Sci"},{"key":"4406_CR10","doi-asserted-by":"publisher","first-page":"2200659","DOI":"10.1002\/adma.202200659","volume":"35","author":"S S Kim","year":"2023","unstructured":"Kim S S, Yong S K, Kim W, et al. Review of semiconductor flash memory devices for material and process issues. Adv Mater, 2023, 35: 2200659","journal-title":"Adv Mater"},{"key":"4406_CR11","doi-asserted-by":"publisher","first-page":"9859508","DOI":"10.34133\/2022\/9859508","volume":"2022","author":"G Han","year":"2022","unstructured":"Han G, Peng Y, Liu H, et al. Ferroelectric devices for intelligent computing. Intell Comput, 2022, 2022: 9859508","journal-title":"Intell Comput"},{"key":"4406_CR12","series-title":"Dissertation for Ph.D. Degree","volume-title":"Ferroelectric memristors for neuromorphic applications: design, fabrication, and integration","author":"M Halter","year":"2022","unstructured":"Halter M. Ferroelectric memristors for neuromorphic applications: design, fabrication, and integration. Dissertation for Ph.D. Degree. Zurich: ETH Zurich, 2022"},{"key":"4406_CR13","doi-asserted-by":"publisher","first-page":"727","DOI":"10.1007\/s40843-020-1444-1","volume":"64","author":"T Yu","year":"2021","unstructured":"Yu T, He F, Zhao J, et al. Hf0.5Zr0.5O2-based ferroelectric memristor with multilevel storage potential and artificial synaptic plasticity. Sci China Mater, 2021, 64: 727\u2013738","journal-title":"Sci China Mater"},{"key":"4406_CR14","doi-asserted-by":"publisher","first-page":"100074","DOI":"10.1016\/j.chip.2023.100074","volume":"3","author":"H Xue","year":"2024","unstructured":"Xue H, Peng Y, Jing Q, et al. Sensing with extended gate negative capacitance ferroelectric field-effect transistors. Chip, 2024, 3: 100074","journal-title":"Chip"},{"key":"4406_CR15","doi-asserted-by":"publisher","first-page":"2251","DOI":"10.3390\/ma15062251","volume":"15","author":"Y Lee","year":"2022","unstructured":"Lee Y, Song S, Ham W, et al. Si-doped HfO2-based ferroelectric tunnel junctions with a composite energy barrier for nonvolatile memory applications. Materials, 2022, 15: 2251","journal-title":"Materials"},{"key":"4406_CR16","doi-asserted-by":"publisher","first-page":"100101","DOI":"10.1016\/j.chip.2024.100101","volume":"3","author":"M H Shao","year":"2024","unstructured":"Shao M H, Zhao R T, Liu H, et al. Challenges and recent advances in HfO2-based ferroelectric films for non-volatile memory applications. Chip, 2024, 3: 100101","journal-title":"Chip"},{"key":"4406_CR17","doi-asserted-by":"publisher","first-page":"1561","DOI":"10.1109\/TED.2021.3139285","volume":"69","author":"S Zhao","year":"2022","unstructured":"Zhao S, Tian F, Xu H, et al. Experimental extraction and simulation of charge trapping during endurance of FeFET with TiN\/HfZrO\/SiO2\/Si (MFIS) gate structure. IEEE Trans Electron Dev, 2022, 69: 1561\u20131567","journal-title":"IEEE Trans Electron Dev"},{"key":"4406_CR18","first-page":"1","volume-title":"Proceedings of IEEE International Memory Workshop (IMW)","author":"S Yoon","year":"2022","unstructured":"Yoon S, Hong S, Choi G, et al. Highly stackable 3D ferroelectric NAND devices: beyond the charge trap based memory. In: Proceedings of IEEE International Memory Workshop (IMW), 2022. 1\u20134"},{"key":"4406_CR19","first-page":"1","volume-title":"Proceedings of International Electron Devices Meeting (IEDM)","author":"D Das","year":"2023","unstructured":"Das D, Park H, Wang Z K, et al. Experimental demonstration and modeling of a ferroelectric gate stack with a tunnel dielectric insert for NAND applications. In: Proceedings of International Electron Devices Meeting (IEDM), 2023. 1\u20134"},{"key":"4406_CR20","first-page":"1","volume-title":"Proceedings of IEEE Symposium on VLSI Technology and Circuits","author":"G Kim","year":"2024","unstructured":"Kim G, Choi H, Shin H, et al. In-depth analysis of the hafnia ferroelectrics as a key enabler for low voltage & QLC 3D VNAND beyond 1K layers: experimental demonstration and modeling. In: Proceedings of IEEE Symposium on VLSI Technology and Circuits, 2024. 1\u20132"},{"key":"4406_CR21","doi-asserted-by":"publisher","first-page":"100","DOI":"10.1109\/LED.2023.3330784","volume":"45","author":"X Wang","year":"2024","unstructured":"Wang X, Wu M, Cui B, et al. Oxygen vacancy modulation with TiO2 Stack interface engineering for ferroelectric Hf0.5Zr0.5O2 thin films. IEEE Electron Dev Lett, 2024, 45: 100\u2013103","journal-title":"IEEE Electron Dev Lett"},{"key":"4406_CR22","doi-asserted-by":"publisher","first-page":"2101647","DOI":"10.1002\/admi.202101647","volume":"9","author":"J Lee","year":"2022","unstructured":"Lee J, Song M S, Jang W, et al. Modulating the ferroelectricity of hafnium zirconium oxide ultrathin films via interface engineering to control the oxygen vacancy distribution. Adv Mater Inter, 2022, 9: 2101647","journal-title":"Adv Mater Inter"},{"key":"4406_CR23","doi-asserted-by":"publisher","first-page":"47084","DOI":"10.1021\/acsomega.2c06237","volume":"7","author":"A A Koroleva","year":"2022","unstructured":"Koroleva A A, Chernikova A G, Zarubin S S, et al. Retention improvement of HZO-based ferroelectric capacitors with TiO2 insets. ACS Omega, 2022, 7: 47084\u201347095","journal-title":"ACS Omega"},{"key":"4406_CR24","doi-asserted-by":"publisher","first-page":"4317","DOI":"10.1021\/acsaelm.1c00511","volume":"3","author":"R R Khakimov","year":"2021","unstructured":"Khakimov R R, Chernikova A G, Lebedinskii Y, et al. Influence of the annealing temperature and applied electric field on the reliability of TiN\/Hf0.5Zr0.5O2\/TiN capacitors. ACS Appl Electron Mater, 2021, 3: 4317\u20134327","journal-title":"ACS Appl Electron Mater"},{"key":"4406_CR25","doi-asserted-by":"publisher","first-page":"2400156","DOI":"10.1002\/admi.202400156","volume":"11","author":"S W An","year":"2024","unstructured":"An S W, Bae S B, Kim B, et al. Nanoscale investigation of the effect of annealing temperature on the polarization switching dynamics of Hf0.5Zr0.5O2 thin films. Adv Mater Inter, 2024, 11: 2400156","journal-title":"Adv Mater Inter"},{"key":"4406_CR26","doi-asserted-by":"publisher","first-page":"3063","DOI":"10.3390\/nano13233063","volume":"13","author":"A Chouprik","year":"2023","unstructured":"Chouprik A, Savelyeva E, Korostylev E, et al. Effect of domain structure and dielectric interlayer on switching speed of ferroelectric Hf0.5Zr0.5O2 film. Nanomaterials, 2023, 13: 3063","journal-title":"Nanomaterials"},{"key":"4406_CR27","doi-asserted-by":"publisher","first-page":"2400395","DOI":"10.1002\/aelm.202400395","volume":"11","author":"B Chen","year":"2025","unstructured":"Chen B, Wu Y, Liu Y, et al. Enhanced ferroelectricity of Hf-based memcapacitors by adopting Ti insert-layer and C-V measurement for constructing energy-efficient reservoir computing network. Adv Elect Mater, 2025, 11: 2400395","journal-title":"Adv Elect Mater"},{"key":"4406_CR28","doi-asserted-by":"publisher","first-page":"825","DOI":"10.1109\/LED.2024.3381966","volume":"45","author":"T Hu","year":"2024","unstructured":"Hu T, Sun X, Bai M, et al. Enlargement of memory window of Si channel FeFET by inserting Al2O3 interlayer on ferroelectric Hf0.5Zr0.5O2. IEEE Electron Dev Lett, 2024, 45: 825\u2013828","journal-title":"IEEE Electron Dev Lett"},{"key":"4406_CR29","doi-asserted-by":"publisher","first-page":"148","DOI":"10.1038\/nnano.2009.456","volume":"5","author":"D H Kwon","year":"2010","unstructured":"Kwon D H, Kim K M, Jang J H, et al. Atomic structure of conducting nanofilaments in TiO2 resistive switching memory. Nat Nanotech, 2010, 5: 148\u2013153","journal-title":"Nat Nanotech"},{"key":"4406_CR30","doi-asserted-by":"publisher","first-page":"1588","DOI":"10.1109\/LED.2020.3019265","volume":"41","author":"K Toprasertpong","year":"2020","unstructured":"Toprasertpong K, Tahara K, Fukui T, et al. Improved ferroelectric\/semiconductor interface properties in Hf0.5Zr0.5O2 ferroelectric FETs by low-temperature annealing. IEEE Electron Dev Lett, 2020, 41: 1588\u20131591","journal-title":"IEEE Electron Dev Lett"},{"key":"4406_CR31","doi-asserted-by":"publisher","first-page":"1926","DOI":"10.1063\/1.126214","volume":"76","author":"B H Lee","year":"2000","unstructured":"Lee B H, Kang L, Nieh R, et al. Thermal stability and electrical characteristics of ultrathin hafnium oxide gate dielectric reoxidized with rapid thermal annealing. Appl Phys Lett, 2000, 76: 1926\u20131928","journal-title":"Appl Phys Lett"},{"key":"4406_CR32","doi-asserted-by":"publisher","first-page":"2554","DOI":"10.1109\/LED.2024.3477510","volume":"45","author":"Z Zhao","year":"2024","unstructured":"Zhao Z, Qin Y, Duan J, et al. A large window nonvolatile transistor memory for high-density and low-power vertical NAND storage enabled by ferroelectric charge pumping. IEEE Electron Dev Lett, 2024, 45: 2554\u20132556","journal-title":"IEEE Electron Dev Lett"}],"container-title":["Science China Information Sciences"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11432-024-4406-y.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s11432-024-4406-y\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11432-024-4406-y.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,24]],"date-time":"2025-05-24T08:33:46Z","timestamp":1748075626000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s11432-024-4406-y"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,5,21]]},"references-count":32,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2025,6]]}},"alternative-id":["4406"],"URL":"https:\/\/doi.org\/10.1007\/s11432-024-4406-y","relation":{},"ISSN":["1674-733X","1869-1919"],"issn-type":[{"value":"1674-733X","type":"print"},{"value":"1869-1919","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,5,21]]},"assertion":[{"value":"4 December 2024","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"9 March 2025","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"23 April 2025","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"21 May 2025","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}],"article-number":"160404"}}