{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,24]],"date-time":"2025-11-24T09:38:59Z","timestamp":1763977139939,"version":"3.45.0"},"reference-count":41,"publisher":"Springer Science and Business Media LLC","issue":"12","license":[{"start":{"date-parts":[[2025,11,19]],"date-time":"2025-11-19T00:00:00Z","timestamp":1763510400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2025,11,19]],"date-time":"2025-11-19T00:00:00Z","timestamp":1763510400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Sci. China Inf. Sci."],"published-print":{"date-parts":[[2025,12]]},"DOI":"10.1007\/s11432-025-4642-0","type":"journal-article","created":{"date-parts":[[2025,11,24]],"date-time":"2025-11-24T09:34:59Z","timestamp":1763976899000},"update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["A 22-nm 64-kB lightning-like hybrid computing-in-memory macro with a compressed adder tree and analog-storage quantizers for transformer and CNNs"],"prefix":"10.1007","volume":"68","author":[{"given":"An","family":"Guo","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xi","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fangyuan","family":"Dong","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jinwu","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhihang","family":"Yuan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xing","family":"Hu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Guangyu","family":"Sun","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiaomin","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Arindam","family":"Basu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jun","family":"Yang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xin","family":"Si","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2025,11,19]]},"reference":[{"key":"4642_CR1","first-page":"254","volume-title":"Proceedings of IEEE International Solid-State Circuits Conference (ISSCC)","author":"F B Tu","year":"2023","unstructured":"Tu F B, Wang Y Q, Wu Z H, et al. 16.4 TensorCIM: a 28nm 3.7nJ\/gather and 8.3TFLOPS\/W FP32 digital-CIM tensor processor for MCM-CIM-based beyond-NN acceleration. In: Proceedings of IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, 2023. 254\u2013256"},{"key":"4642_CR2","first-page":"1","volume-title":"Proceedings of IEEE International Solid-State Circuits Conference (ISSCC)","author":"A Guo","year":"2025","unstructured":"Guo A, Zhang J M, Pu X Y, et al. 14.7 NeuroPilot: a 28nm, 69.4fJ\/node and 0.22ns\/node, 32\u00d732 mimetic-path-searching CIM-macro with dynamic-logic pilot PE and dual-direction searching. In: Proceedings of IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, 2025. 1\u20133"},{"key":"4642_CR3","doi-asserted-by":"publisher","first-page":"3639","DOI":"10.1109\/JSSC.2025.3558322","volume":"60","author":"A Guo","year":"2025","unstructured":"Guo A, Dong X, Dong F, et al. A 28 nm 128-kb exponent- and mantissa-computation-in-memory dual-macro for floating-point and INT CNNs. IEEE J Solid-State Circ, 2025, 60: 3639\u20133654","journal-title":"IEEE J Solid-State Circ"},{"key":"4642_CR4","doi-asserted-by":"publisher","unstructured":"Wang Y, He Z, Zhao C, et al. ETCIM: error-tolerant digital CIM processor with redundancy-free hard error repair and run-time soft error correction. IEEE J Solid-State Circ, 2025, doi: https:\/\/doi.org\/10.1109\/JSSC.2025.3566283","DOI":"10.1109\/JSSC.2025.3566283"},{"key":"4642_CR5","first-page":"420","volume-title":"Proceedings of IEEE International Solid-State Circuits Conference (ISSCC)","author":"Y B Qin","year":"2025","unstructured":"Qin Y B, Wang Y, Wang J C, et al. 23.8 An 88.36TOPS\/W bit-level-weight-compressed large-language-model accelerator with cluster-aligned INT-FP-GEMM and bi-dimensional workflow reformulation. In: Proceedings of IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, 2025. 420\u2013422"},{"key":"4642_CR6","doi-asserted-by":"publisher","first-page":"171","DOI":"10.1109\/JSSC.2024.3470211","volume":"60","author":"H H Hsu","year":"2025","unstructured":"Hsu H H, Wen T H, Khwa W S, et al. A 22 nm floating-point ReRAM compute-in-memory macro using residue-shared ADC for AI edge device. IEEE J Solid-State Circ, 2025, 60: 171\u2013183","journal-title":"IEEE J Solid-State Circ"},{"key":"4642_CR7","first-page":"1","volume-title":"Proceedings of IEEE Custom Integrated Circuits Conference (CICC)","author":"W B Jia","year":"2025","unstructured":"Jia W B, He Y F, Li X, et al. Pro-Cache-CIM: a 28nm 69.4TOPS\/W product-cache-based digital-compute-in-memory macro leveraging data locality pattern in vision AI tasks. In: Proceedings of IEEE Custom Integrated Circuits Conference (CICC), Boston, 2025. 1\u20133"},{"key":"4642_CR8","doi-asserted-by":"publisher","first-page":"4140","DOI":"10.1109\/JSSC.2025.3556008","volume":"60","author":"G Yin","year":"2025","unstructured":"Yin G, Chen Y, Lee M, et al. Hybrid SRAM\/ROM compute-in-memory architecture for high task-level energy efficiency in transformer models with 8928-kb\/mm2 density in 28nm CMOS. IEEE J Solid-State Circ, 2025, 60: 4140\u20134153","journal-title":"IEEE J Solid-State Circ"},{"key":"4642_CR9","doi-asserted-by":"publisher","first-page":"121101","DOI":"10.1007\/s11432-022-3696-5","volume":"67","author":"F M Luo","year":"2024","unstructured":"Luo F M, Xu T, Lai H, et al. A survey on model-based reinforcement learning. Sci China Inf Sci, 2024, 67: 121101","journal-title":"Sci China Inf Sci"},{"key":"4642_CR10","doi-asserted-by":"publisher","first-page":"200402","DOI":"10.1007\/s11432-023-3789-7","volume":"66","author":"L He","year":"2023","unstructured":"He L, Li X, Xie C, et al. In-memory computing based on phase change memory for high energy efficiency. Sci China Inf Sci, 2023, 66: 200402","journal-title":"Sci China Inf Sci"},{"key":"4642_CR11","first-page":"128","volume-title":"Proceedings of IEEE International Solid-State Circuits Conference (ISSCC)","author":"A Guo","year":"2023","unstructured":"Guo A, Si X, Chen X, et al. A 28nm 64-kb 31.6-TFLOPS\/W digital-domain floating-point-computing-unit and double-bit 6T-SRAM computing-in-memory macro for floating-point CNNs. In: Proceedings of IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, 2023. 128\u2013130"},{"key":"4642_CR12","first-page":"126","volume-title":"Proceedings of IEEE International Solid-State Circuits Conference (ISSCC)","author":"P C Wu","year":"2023","unstructured":"Wu P C, Su J W, Hong L Y, et al. A 22nm 832Kb hybrid-domain floating-point SRAM in-memory-compute macro with 16.2-70.2TFLOPS\/W for high-accuracy AI-edge devices. In: Proceedings of IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, 2023. 126\u2013128"},{"key":"4642_CR13","doi-asserted-by":"publisher","first-page":"609","DOI":"10.1109\/JSSC.2021.3108344","volume":"57","author":"J W Su","year":"2022","unstructured":"Su J W, Si X, Chou Y C, et al. Two-way transpose multibit 6T SRAM computing-in-memory macro for inference-training AI edge chips. IEEE J Solid-State Circ, 2022, 57: 609\u2013624","journal-title":"IEEE J Solid-State Circ"},{"key":"4642_CR14","first-page":"134","volume-title":"Proceedings of IEEE International Solid-State Circuits Conference (ISSCC)","author":"B Wang","year":"2023","unstructured":"Wang B, Xue C, Feng Z Y, et al. A 28nm horizontal-weight-shift and vertical-feature-shift-based separate-WL 6T-SRAM computation-in-memory unit-macro for edge depthwise neural-networks. In: Proceedings of IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, 2023. 134\u2013136"},{"key":"4642_CR15","first-page":"140","volume-title":"Proceedings of IEEE International Solid-State Circuits Conference (ISSCC)","author":"P Y Chen","year":"2023","unstructured":"Chen P Y, Wu M, Zhao W T, et al. 7.8 A 22nm delta-sigma computing-in-memory (\u0394\u03a3CIM) SRAM macro with near-zero-mean outputs and LSB-first ADCs achieving 21.38 TOPS\/W for 8-bit MAC edge AI processing. In: Proceedings of IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, 2023. 140\u2013142"},{"key":"4642_CR16","first-page":"1","volume-title":"Proceedings of IEEE International Solid-State Circuits Conference (ISSCC)","author":"P C Wu","year":"2022","unstructured":"Wu P C, Su J W, Chung Y L, et al. A 28nm 1Mb time-domain computing-in-memory 6T-SRAM macro with a 6.6ns latency, 1241GOPS and 37.01TOPS\/W for 8b-MAC operations for edge-AI devices. In: Proceedings of IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, 2022. 1\u20133"},{"key":"4642_CR17","doi-asserted-by":"publisher","first-page":"2817","DOI":"10.1109\/JSSC.2021.3073254","volume":"56","author":"X Si","year":"2021","unstructured":"Si X, Tu Y N, Huang W H, et al. A local computing cell and 6T SRAM-based computing-in-memory macro with 8-b MAC operation for edge AI chips. IEEE J Solid-State Circ, 2021, 56: 2817\u20132831","journal-title":"IEEE J Solid-State Circ"},{"key":"4642_CR18","first-page":"132","volume-title":"Proceedings of IEEE International Solid-State Circuits Conference (ISSCC)","author":"H Mori","year":"2023","unstructured":"Mori H, Zhao W C, Lee C E, et al. A 4nm 6163-TOPS\/W\/b 4790-TOPS\/mm2\/b SRAM-based digital-computing-in-memory macro supporting bit-width flexibility and simultaneous MAC and weight update. In: Proceedings of IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, 2023. 132\u2013134"},{"key":"4642_CR19","first-page":"178","volume-title":"Proceedings of IEEE International Solid-State Circuits Conference (ISSCC)","author":"Y C Chiu","year":"2022","unstructured":"Chiu Y C, Yang C S, Teng S H, et al. A 22nm 4Mb STT-MRAM data-encrypted near-memory computation macro with a 192GB\/s read-and-decryption bandwidth and 25.1-55.1TOPS\/W 8b MAC for AI operations. In: Proceedings of IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, 2022. 178\u2013180"},{"key":"4642_CR20","first-page":"1","volume-title":"Proceedings of IEEE Custom Integrated Circuits Conference (CICC)","author":"Z Y Zhang","year":"2024","unstructured":"Zhang Z Y, Liu Z C, Liu F R, et al. A 28nm 16kb aggregation and combination computing-in-memory macro with dual-level sparsity modulation and sparse-tracking ADCs for GCNs. In: Proceedings of IEEE Custom Integrated Circuits Conference (CICC), Denver, 2024. 1\u20132"},{"key":"4642_CR21","first-page":"1","volume-title":"Proceedings of IEEE International Solid-State Circuits Conference (ISSCC)","author":"H Fujiwara","year":"2022","unstructured":"Fujiwara H, Mori H, Zhao W C, et al. A 5-nm 254-TOPS\/W 221-TOPS\/mm2 fully-digital computing-in-memory macro supporting wide-range dynamic-voltage-frequency scaling and simultaneous MAC and write operations. In: Proceedings of IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, 2022. 1\u20133"},{"key":"4642_CR22","first-page":"1","volume-title":"Proceedings of IEEE International Solid-State Circuits Conference (ISSCC)","author":"J S Yue","year":"2023","unstructured":"Yue J S, He C J, Wang Z, et al. A 28nm 16.9-300TOPS\/W computing-in-memory processor supporting floating-point NN inference\/training with intensive-CIM sparse-digital architecture. In: Proceedings of IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, 2023. 1\u20133"},{"key":"4642_CR23","first-page":"1","volume-title":"Proceedings of IEEE International Solid-State Circuits Conference (ISSCC)","author":"F B Tu","year":"2022","unstructured":"Tu F B, Wang Y Q, Wu Z H, et al. A 28nm 29.2TFLOPS\/W BF16 and 36.5TOPS\/W INT8 reconfigurable digital CIM processor with unified FP\/INT pipeline and bitwise in-memory booth multiplication for cloud deep learning acceleration. In: Proceedings of IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, 2022. 1\u20133"},{"key":"4642_CR24","first-page":"246","volume-title":"Proceedings of IEEE International Solid-State Circuits Conference (ISSCC)","author":"X Si","year":"2020","unstructured":"Si X, Tu Y N, Huang W H, et al. 15.5 A 28nm 64Kb 6T SRAM computing-in-memory macro with 8b MAC operation for AI edge chips. In: Proceedings of IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, 2020. 246\u2013248"},{"key":"4642_CR25","doi-asserted-by":"publisher","first-page":"200403","DOI":"10.1007\/s11432-023-3800-9","volume":"66","author":"Z Zhang","year":"2023","unstructured":"Zhang Z, Chen J, Chen X, et al. From macro to microarchitecture: reviews and trends of SRAM-based compute-in-memory circuits. Sci China Inf Sci, 2023, 66: 200403","journal-title":"Sci China Inf Sci"},{"key":"4642_CR26","first-page":"566","volume-title":"Proceedings of IEEE International Solid-State Circuits Conference (ISSCC)","author":"Y Wang","year":"2024","unstructured":"Wang Y, Yang X L, Qin Y B, et al. 34.1 A 28nm 83.23TFLOPS\/W POSIT-based compute-in-memory macro for high-accuracy AI applications. In: Proceedings of IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, 2024. 566\u2013568"},{"key":"4642_CR27","first-page":"568","volume-title":"Proceedings of IEEE International Solid-State Circuits Conference (ISSCC)","author":"W S Khwa","year":"2024","unstructured":"Khwa W S, Wu P C, Wu J J, et al. 34.2 A 16nm 96Kb integer\/floating-point dual-mode-gain-cell-computing-in-memory macro achieving 73.3-163.3TOPS\/W and 33.2-91.2TFLOPS\/W for AI-edge devices. In: Proceedings of IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, 2024. 568\u2013570"},{"key":"4642_CR28","doi-asserted-by":"publisher","first-page":"3032","DOI":"10.1109\/JSSC.2024.3375359","volume":"59","author":"A Guo","year":"2024","unstructured":"Guo A, Xi C, Dong F, et al. A 28-nm 64-kb 31.6-TFLOPS\/W Digital-Domain Floating-Point-Computing-Unit and Double-Bit 6T-SRAM Computing-in-Memory macro for Floating-Point CNNs. IEEE J Solid-State Circ, 2024, 59: 3032\u20133044","journal-title":"IEEE J Solid-State Circ"},{"key":"4642_CR29","first-page":"570","volume-title":"Proceedings of IEEE International Solid-State Circuits Conference (ISSCC)","author":"A Guo","year":"2024","unstructured":"Guo A, Chen X, Dong F Y, et al. 34.3 A 22nm 64kb lightning-like hybrid computing-in-memory macro with a compressed adder tree and analog-storage quantizers for transformer and CNNs. In: Proceedings of IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, 2024. 570\u2013572"},{"key":"4642_CR30","first-page":"572","volume-title":"Proceedings of IEEE International Solid-State Circuits Conference (ISSCC)","author":"H Fujiwara","year":"2024","unstructured":"Fujiwara H, Mori H, Zhao W C, et al. 34.4 A 3nm, 32.5TOPS\/W, 55.0TOPS\/mm2 and 3.78Mb\/mm2 fully-digital compute-in-memory macro supporting INT12 \u00d7 INT12 with a parallel-MAC architecture and foundry 6T-SRAM bit cell. In: Proceedings of IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, 2024. 572\u2013574"},{"key":"4642_CR31","first-page":"576","volume-title":"Proceedings of IEEE International Solid-State Circuits Conference (ISSCC)","author":"Y Y Yuan","year":"2024","unstructured":"Yuan Y Y, Yang Y M, Wang X H, et al. 34.6 A 28nm 72.12TFLOPS\/W hybrid-domain outer-product based floating-point SRAM computing-in-memory macro with logarithm bit-width residual ADC. In: Proceedings of IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, 2024. 576\u2013578"},{"key":"4642_CR32","first-page":"578","volume-title":"Proceedings of IEEE International Solid-State Circuits Conference (ISSCC)","author":"Y F He","year":"2024","unstructured":"He Y F, Fan S P, Li X, et al. 34.7 A 28nm 2.4Mb\/mm2 6.9\u201316.3TOPS\/mm2 eDRAM-LUT-based digital-computing-in-memory macro with in-memory encoding and refreshing. In: Proceedings of IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, 2024. 578\u2013580"},{"key":"4642_CR33","first-page":"580","volume-title":"Proceedings of IEEE International Solid-State Circuits Conference (ISSCC)","author":"T H Wen","year":"2024","unstructured":"Wen T H, Hsu H H, Khwa W S, et al. 34.8 A 22nm 16Mb floating-point ReRAM compute-in-memory macro with 31.2TFLOPS\/W for AI edge devices. In: Proceedings of IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, 2024. 580\u2013582"},{"key":"4642_CR34","first-page":"582","volume-title":"Proceedings of IEEE International Solid-State Circuits Conference (ISSCC)","author":"L F Wang","year":"2024","unstructured":"Wang L F, Li W Z, Zhou Z D, et al. 34.9 A Flash-SRAM-ADC-fused plastic computing-in-memory macro for learning in neural networks in a standard 14nm FinFET process. In: Proceedings of IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, 2024. 582\u2013584"},{"key":"4642_CR35","first-page":"1","volume-title":"Proceedings of IEEE Symposium on VLSI Technology and Circuits","author":"R Q Guo","year":"2024","unstructured":"Guo R Q, Chen X F, Wang L, et al. A 28nm 4170-TFLOPS\/W\/b and 195-TFLOPS\/mm2\/b multiply-free fully-digital floatingpoint compute-in-memory macro with Mitchell\u2019s approximation. In: Proceedings of IEEE Symposium on VLSI Technology and Circuits, Honolulu, 2024. 1\u20132"},{"key":"4642_CR36","first-page":"1","volume-title":"Proceedings of IEEE International Solid-State Circuits Conference (ISSCC)","author":"D Q You","year":"2025","unstructured":"You D Q, Khwa W S, Zhang B, et al. 14.1 A 22nm 104.5TOPS\/W \u03bc-NMC-\u0394-IMC heterogeneous STT-MRAM CIM macro for noise-tolerant Bayesian neural networks. In: Proceedings of IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, 2025. 1\u20133"},{"key":"4642_CR37","first-page":"1","volume-title":"Proceedings of IEEE International Solid-State Circuits Conference (ISSCC)","author":"W S Khwa","year":"2025","unstructured":"Khwa W S, Wu P C, Su J W, et al. 14.2 A 16nm 216kb, 188.4TOPS\/W and 133.5TFLOPS\/W microscaling multi-mode gain-cell CIM macro edge-AI devices. In: Proceedings of IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, 2025. 1\u20133"},{"key":"4642_CR38","first-page":"254","volume-title":"Proceedings of IEEE International Solid-State Circuits Conference (ISSCC)","author":"X Wang","year":"2025","unstructured":"Wang X, Jiao T H, Yang Y, et al. 14.3 A 28nm 17.83-to-62.84TFLOPS\/W broadcast-alignment floating-point CIM macro with non-two\u2019s-complement MAC for CNNs and transformers. In: Proceedings of IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, 2025. 254\u2013256"},{"key":"4642_CR39","first-page":"1","volume-title":"Proceedings of IEEE International Solid-State Circuits Conference (ISSCC)","author":"Z H Yue","year":"2025","unstructured":"Yue Z H, Xiang X J, Wang Y, et al. 14.4 A 51.6TFLOPs\/W full-datapath CIM macro approaching sparsity bound and <2\u201330 loss for compound AI. In: Proceedings of IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, 2025. 1\u20133"},{"key":"4642_CR40","first-page":"258","volume-title":"Proceedings of IEEE International Solid-State Circuits Conference (ISSCC)","author":"Y Y Yuan","year":"2025","unstructured":"Yuan Y Y, Zhang B X, Yang Y M, et al. 14.5 A 28nm 192.3TFLOPS\/W accurate\/approximate dual-mode-transpose digital 6T-SRAM CIM macro for floating-point edge training and inference. In: Proceedings of IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, 2025. 258\u2013260"},{"key":"4642_CR41","first-page":"260","volume-title":"Proceedings of IEEE International Solid-State Circuits Conference (ISSCC)","author":"X Chen","year":"2025","unstructured":"Chen X, Li S C, Zhang Z C, et al. 14.6 A 28nm 64kb bit-rotated hybrid-CIM macro with an embedded sign-bit-processing array and a multi-bit-fusion dual-granularity cooperative quantizer. In: Proceedings of IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, 2025. 260\u2013262"}],"container-title":["Science China Information Sciences"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11432-025-4642-0.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s11432-025-4642-0\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11432-025-4642-0.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,11,24]],"date-time":"2025-11-24T09:35:04Z","timestamp":1763976904000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s11432-025-4642-0"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,11,19]]},"references-count":41,"journal-issue":{"issue":"12","published-print":{"date-parts":[[2025,12]]}},"alternative-id":["4642"],"URL":"https:\/\/doi.org\/10.1007\/s11432-025-4642-0","relation":{},"ISSN":["1674-733X","1869-1919"],"issn-type":[{"value":"1674-733X","type":"print"},{"value":"1869-1919","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,11,19]]},"assertion":[{"value":"9 June 2025","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"5 August 2025","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"21 October 2025","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"19 November 2025","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}],"article-number":"222401"}}