{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,29]],"date-time":"2025-01-29T05:58:49Z","timestamp":1738130329386,"version":"3.33.0"},"reference-count":34,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[2008,3,4]],"date-time":"2008-03-04T00:00:00Z","timestamp":1204588800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Real-Time Image Proc"],"published-print":{"date-parts":[[2008,9]]},"DOI":"10.1007\/s11554-008-0076-y","type":"journal-article","created":{"date-parts":[[2008,3,3]],"date-time":"2008-03-03T12:03:31Z","timestamp":1204545811000},"page":"131-147","source":"Crossref","is-referenced-by-count":3,"title":["Reconfigurable computing: design methodology and hardware tasks scheduling for real-time image processing"],"prefix":"10.1007","volume":"3","author":[{"given":"Lounis","family":"Kessal","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nicolas","family":"Abel","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Si Mahmoud","family":"Karabernou","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Didier","family":"Demigny","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2008,3,4]]},"reference":[{"key":"76_CR1","doi-asserted-by":"crossref","unstructured":"Iseli, C., Sanchez, E.: Spyder: A SURE (SUperscalar and REconfigurable) Processor. The Journal of Supercomuting, vol. 9, no. 3, pp. 231\u2013252. Springer, Netherlands (1995)","DOI":"10.1007\/BF01212870"},{"key":"76_CR2","unstructured":"Iseli, C.: Spyder: a Reconfigurable Processor Development System. PhD thesis, Ecole Polytechnique Federale de Lausanne, Suisse (1996)"},{"key":"76_CR3","unstructured":"Guermoud, H.: Architectures reconfigurables dynamiquement dediees aux traitements en temps reel des signaux video. PhD thesis, Ecole Faculty of Nancy I, France (1997)"},{"key":"76_CR4","unstructured":"Kalte, H., Porrmann, M., Ruckert, U.: A Prototyping Platform for Dynamically Reconfgurable System on Chip Designs. In: IEEE Workshop Heterogeneous Reconfigurable Systems on Chip, Hamburg (2002)"},{"key":"76_CR5","doi-asserted-by":"crossref","unstructured":"Porrmann, M., Witkowski, U., Kalte, H., Ruckert, U.: Implementation of Artificial Neural Networks on a Reconfigurable Hardware Accelerator. In: Euromicro Workshop on Parallel, Distributed and Network-based Processing, Gran Canaria Island (2002)","DOI":"10.1109\/EMPDP.2002.994279"},{"key":"76_CR6","unstructured":"David, R.: Architecture reconfigurable dynamiquement pour applications mobiles. PhD thesis, Universit\u00e9 de Rennes, France (2003)"},{"key":"76_CR7","unstructured":"Sassatelli, G.: Systolic Ring: Architectures Reconfigurables Dynamiquement pour les Syst\u00e8mes sur Puce. PhD thesis, Universit\u00e9 Montpellier II, France (2002)"},{"key":"76_CR8","doi-asserted-by":"crossref","unstructured":"Hartenstein, H.: A decade of reconfigurable computing: a visionary retrospective. In: Proceedings of the conference on Design, automation and test in Europe, DATE\u201901, Piscataway, NJ (2001)","DOI":"10.1109\/DATE.2001.915091"},{"key":"76_CR9","doi-asserted-by":"crossref","unstructured":"Ebeling, C., Cronquist, D.C., Franklin, P.: RaPiD - Reconfigurable Pipelined Datapath. In: The 6th International Workshop on Field-Programmable Logic and Applications (1996)","DOI":"10.1007\/3-540-61730-2_13"},{"key":"76_CR10","doi-asserted-by":"crossref","unstructured":"Cherepacha, D., Lewis, D.M.: DP-FPGA: an FPGA architecture optimized for datapath. VLSI Des. 4(4), 329\u2013343 (1996)","DOI":"10.1155\/1996\/95942"},{"key":"76_CR11","doi-asserted-by":"crossref","unstructured":"Goldstein, S., et\u00a0al.: PipeRench: A Coprocessor for Streaming multimedia Acceleration. In: Proceedings of the 26th Annual International Symposium on Computer Architecture, pp. 28\u201339 (1999)","DOI":"10.1109\/ISCA.1999.765937"},{"issue":"3","key":"76_CR12","doi-asserted-by":"crossref","first-page":"209","DOI":"10.1109\/TVLSI.2002.1043324","volume":"10","author":"K. Compton","year":"2002","unstructured":"Compton, K., Cooley, J., Knol, S., Hauck, S.: Configuration Relocation and Defragmentation for Run-time Reconfigurable Computing. IEEE Trans. Very Large Scale Integr. Syst. 10(3), 209\u2013220 (2002)","journal-title":"IEEE Trans. Very Large Scale Integr. Syst."},{"key":"76_CR13","doi-asserted-by":"crossref","unstructured":"Wigley, G., Kearney, D.: The first real operating system for reconfigurable computers. In: Australasian conference on Computer systems architecture (AustCSAC), pp. 130\u2013137 (2001)","DOI":"10.1109\/ACAC.2001.903375"},{"issue":"11","key":"76_CR14","doi-asserted-by":"crossref","first-page":"1392","DOI":"10.1109\/TC.2004.99","volume":"53","author":"C. Steiger","year":"2004","unstructured":"Steiger, C., Walder, H., Platzner, M.: Operating systems for reconfigurable embedded platforms: online scheduling of real-time tasks. IEEE Trans. Comput. 53(11), 1392\u20131407 (2004)","journal-title":"IEEE Trans. Comput."},{"key":"76_CR15","doi-asserted-by":"crossref","unstructured":"Demigny, D., Kessal, L., Bourguiba, R., Boudouani, N.: How to use high speed reconfigurable FPGA for real time image processing? In: Proc. IEEE Conf. on Computer Architecture for Machine Perception, Padova, IEEE Circuit and Systems, pp. 240\u2013246 (2000)","DOI":"10.1109\/CAMP.2000.875983"},{"key":"76_CR16","doi-asserted-by":"crossref","unstructured":"Kessal, L., Abel, N., Demigny, D.: Real-time Image Processing With Dynamically Recongurable Architecture. Real Time Imaging, vol. 9, pp. 297\u2013313. Elsevier, Amsterdam (2003)","DOI":"10.1016\/j.rti.2003.07.001"},{"key":"76_CR17","unstructured":"Atmel: AT40K FPGA with FreeRAM. Data sheet Atmel Inc (1999)"},{"key":"76_CR18","doi-asserted-by":"crossref","unstructured":"Kalte, H., Langen, D., Vonnahme, E., Brinkmann, A., Ruckert, U.: Dynamically Reconfigurable System-on-Programmable-Chip. In: Proc of 10th Euromicro Workshop on Parallel, Distributed and Network-based Processing (PDP 2002). Gran Canaria Island (2002)","DOI":"10.1109\/EMPDP.2002.994277"},{"key":"76_CR19","unstructured":"Xilinx: Virtex-II Platform FPGA Handbook. Data sheet Xilinx Inc (2001)"},{"key":"76_CR20","doi-asserted-by":"crossref","unstructured":"David, R., Chillet, D., Pillement, S., Sentiyes, O.: A Dynamically Reconfigurable Architecture for Low-power Multimedia Terminals. SoC Design Methodology. pp. 51\u201362. Kluwer, Dordrecht (2002)","DOI":"10.1007\/978-0-387-35597-9_5"},{"key":"76_CR21","doi-asserted-by":"crossref","unstructured":"Lamaty, P., Mazar, B., Demigny, D., Kessal, L., Karabernou, M.: Two ASIC for Low and Middle Levels of Real Time Image Processing. SoC Design Methodology. pp. 3\u201314. Kluwer, Dordrecht (2002)","DOI":"10.1007\/978-0-387-35597-9_1"},{"key":"76_CR22","unstructured":"Torres, L., Bourennane, E.B., Robert, M., Paindavoine, M.: Implantation du detecteur de contours Canny-Deriche optimise sous forme d\u2019un circuit specifique. Traitement du signal, Numero Special. vol. 14, pp. 15\u201328 (1997)"},{"key":"76_CR23","unstructured":"Quesne, J.F.: Vision robotique : Architectures data-flow pour le traitement des images en temps reel. Thesis, faculty of Paris-Sud, France (1992)"},{"key":"76_CR24","doi-asserted-by":"crossref","unstructured":"Danne, K., Muehlenbernd, R., Platzner, M.: Executing Hardware Tasks on Dynamically Reconfigurable Devices under Real-time Conditions. In: Field Programmable Logic and its Applications (FPL) (2006)","DOI":"10.1109\/FPL.2006.311264"},{"key":"76_CR25","doi-asserted-by":"crossref","first-page":"679","DOI":"10.1109\/TPAMI.1986.4767851","volume":"8","author":"J.F. Canny","year":"1986","unstructured":"Canny, J.F.: A computational approach to edge detection. IEEE Trans. Pattern Anal. Mach. Intell. 8, 679\u2013698 (1986)","journal-title":"IEEE Trans. Pattern Anal. Mach. Intell."},{"key":"76_CR26","doi-asserted-by":"crossref","first-page":"167","DOI":"10.1007\/BF00123164","volume":"1","author":"R. Deriche","year":"1987","unstructured":"Deriche, R.: Using Canny\u2019s criteria to derive a recursively implemented optimal edge detector. Int. J. Compu. Vision 1, 167\u2013187 (1987)","journal-title":"Int. J. Compu. Vision"},{"key":"76_CR27","unstructured":"Lorca, F.G.: Filtres recursifs temps reel pour la detection des contours : Optimisation algorithmique et architecturales. Thesis, faculty of Paris-Sud, France (1996)"},{"key":"76_CR28","unstructured":"Kamle, T.: Implantation d\u2019algorithmes de traitement de signaux bi-dimensionnels en flot de donn\u00e9es sur Asics et circuits reconfigurables. Thesis, faculty of Paris-Sud, France (1994)"},{"key":"76_CR29","unstructured":"VSI A: Virtual Component Transfer specification\/Virtual Component Interface Standard. available online, VSI Alliance, Inc. http:\/\/www.vsi.org (2006)"},{"issue":"1","key":"76_CR30","doi-asserted-by":"crossref","first-page":"29","DOI":"10.1145\/1132357.1132359","volume":"5","author":"P. Coussy","year":"2006","unstructured":"Coussy, P., Casseau, E., Bomel, P., Baganne, A., Martin, E.: A formal method for hardware IP design and integration under I\/O and timing constraints. Integr. ACM Trans. Embed. Comput. Syst. 5(1), 29\u201353 (2006)","journal-title":"Integr. ACM Trans. Embed. Comput. Syst."},{"key":"76_CR31","doi-asserted-by":"crossref","unstructured":"Sassatelli, G., Torres, L., Benoit, P., Cambon, G., Robert, M., Caly, J.: Dynamically Reconfigurable Architectures for Digital Signal Processing Applications. SoC Design Methodology. pp. 63\u201374. Kluwer, Dordrecht (2002)","DOI":"10.1007\/978-0-387-35597-9_6"},{"key":"76_CR32","doi-asserted-by":"crossref","unstructured":"Abel, N., Kessal, L., Demigny, D.: Design flexibility using FPGA dynamical reconfiguration. In: Proc. International Conference on Image Processing, Singapour, pp. 2821\u20132824 (2004)","DOI":"10.1109\/ICIP.2004.1421691"},{"issue":"1","key":"76_CR33","doi-asserted-by":"crossref","first-page":"107","DOI":"10.1016\/j.vlsi.2004.03.002","volume":"38","author":"T. Marescaux","year":"2004","unstructured":"Marescaux, T., Nollet, V., Mignolet, J.Y., Bartic, A., Moffat, W., Avasare, P., Coene, P., Verkest, D., Vernalde, S., Lauwereins, R.: Run-time support for heterogeneous multitasking on reconfigurable SoCs. Integr. VLSI J. 38(1), 107\u2013130 (2004)","journal-title":"Integr. VLSI J."},{"issue":"11","key":"76_CR34","doi-asserted-by":"crossref","first-page":"861","DOI":"10.1016\/j.sysarc.2007.02.004","volume":"53","author":"Y. Qu","year":"2007","unstructured":"Qu, Y., Soininen, J.P., Nurmi, J.: Static scheduling techniques for dependent tasks on dynamically reconfigurable devices. J. Syst. Arch 53(11), 861\u2013876 (2007)","journal-title":"J. Syst. Arch"}],"container-title":["Journal of Real-Time Image Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11554-008-0076-y.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11554-008-0076-y\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11554-008-0076-y","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,28]],"date-time":"2025-01-28T21:37:01Z","timestamp":1738100221000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11554-008-0076-y"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,3,4]]},"references-count":34,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2008,9]]}},"alternative-id":["76"],"URL":"https:\/\/doi.org\/10.1007\/s11554-008-0076-y","relation":{},"ISSN":["1861-8200","1861-8219"],"issn-type":[{"type":"print","value":"1861-8200"},{"type":"electronic","value":"1861-8219"}],"subject":[],"published":{"date-parts":[[2008,3,4]]}}}