{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,30]],"date-time":"2025-01-30T17:40:22Z","timestamp":1738258822692,"version":"3.35.0"},"reference-count":23,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[2008,6,10]],"date-time":"2008-06-10T00:00:00Z","timestamp":1213056000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Real-Time Image Proc"],"published-print":{"date-parts":[[2008,9]]},"DOI":"10.1007\/s11554-008-0087-8","type":"journal-article","created":{"date-parts":[[2008,6,9]],"date-time":"2008-06-09T08:17:12Z","timestamp":1212999432000},"page":"217-229","source":"Crossref","is-referenced-by-count":5,"title":["Automation techniques for implementation of hybrid wave-pipelined 2D DWT"],"prefix":"10.1007","volume":"3","author":[{"given":"G.","family":"Seetharaman","sequence":"first","affiliation":[]},{"given":"B.","family":"Venkataramani","sequence":"additional","affiliation":[]},{"given":"G.","family":"Lakshminarayanan","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2008,6,10]]},"reference":[{"key":"87_CR1","unstructured":"Xilinx documentation library, Xilinx Corporation, USA"},{"key":"87_CR2","unstructured":"Altera documentation library-2003 Altera Corporation, USA"},{"key":"87_CR3","unstructured":"Sheldon, D., Kumar, R., Vahid, F., Tullsen, D., Lysecky, R.: Conjoining soft-core FPGA processors. In: IEEE\/ACM International Conference on Computer Aided Design, 2006, ICCAD, pp. 694\u2013701 (2006)"},{"issue":"12","key":"87_CR4","doi-asserted-by":"crossref","first-page":"1543","DOI":"10.1109\/TIP.2003.819226","volume":"12","author":"BA Draper","year":"2003","unstructured":"Draper, B.A., Beveridge, J.R., Willem Bohm, A.P., Ross, C., Chawathe, M.: Accelerated image processing on FPGAs. IEEE Trans. Image. Process. 12(12), 1543\u20131551 (2003)","journal-title":"IEEE Trans. Image. Process."},{"key":"87_CR5","doi-asserted-by":"crossref","unstructured":"Ritter, J., Molitor, P.: A pipelined architecture for partitioned DWT based lossy image compression using FPGA\u2019s. In: Proceedings ACM Conference FPGA 2001, pp. 201\u2013206 (2001)","DOI":"10.1145\/360276.360350"},{"key":"87_CR6","doi-asserted-by":"crossref","unstructured":"Lakshminarayanan, G., Venkataramani, B., Senthil Kumar, J., Yousuf, A.K., Sriram, G.: Design and FPGA implementation of image block encoders with 2D-DWT. Proceedings TENCON 2003. 3, 1015\u20131019 (2003)","DOI":"10.1109\/TENCON.2003.1273400"},{"key":"87_CR7","doi-asserted-by":"crossref","first-page":"247","DOI":"10.1007\/BF02476026","volume":"4","author":"I Daubechies","year":"1998","unstructured":"Daubechies, I., Sweldens, W.: Factoring wavelet transforms into lifting steps. J. Fourier Anal. Appl. 4, 247\u2013269 (1998)","journal-title":"J. Fourier Anal. Appl."},{"key":"87_CR8","unstructured":"Nyathi, J., Delgado-Frias, J.G.: A hybrid wave-pipelined network router. IEEE Trans. Circuits. Syst-I, Fundam. Theory. Appl. 49(12), 1764\u20131772 (2002)"},{"key":"87_CR9","doi-asserted-by":"crossref","unstructured":"Hauck, O., Katoch, A., Huss, S.A.: VLSI system design using asynchronous wave pipelines: a 0.35\u00a0\u03bcm CMOS 1.5\u00a0GHz elliptic curve public key cryptosystem chip. In: Proceeding of sixth international symposium on advanced research in asynchronous circuits and systems 2000 (ASYNC 2000), pp. 188\u2013197 (2000)","DOI":"10.1109\/ASYNC.2000.837014"},{"issue":"3","key":"87_CR10","doi-asserted-by":"crossref","first-page":"464","DOI":"10.1109\/92.711317","volume":"6","author":"WP Burleson","year":"1998","unstructured":"Burleson, W.P., Ciesielski, M., Klass, F., Liu, W.: Wave-pipelining: a tutorial and research survey. IEEE Trans. Very Large Scale Integration (VLSI) Syst. 6(3), 464\u2013474 (1998)","journal-title":"IEEE Trans. Very Large Scale Integration (VLSI) Syst."},{"key":"87_CR11","doi-asserted-by":"crossref","unstructured":"Gray, T.C., Liu, W., Cavin, R.K., III.: Wave-Pipelining: Theory and CMOS Implementation. Kluwer, Boston (1994)","DOI":"10.1007\/978-1-4615-3206-4"},{"key":"87_CR12","volume-title":"VLSI Signal Processing Systems","author":"KK Parhi","year":"1999","unstructured":"Parhi, K.K.: VLSI Signal Processing Systems. Wiley, New York (1999)"},{"key":"87_CR13","doi-asserted-by":"crossref","first-page":"85","DOI":"10.1109\/ISCAS.1996.541906","volume":"4","author":"EI Boemo","year":"1996","unstructured":"Boemo, E.I., Lopez-Buedo, S., Meneses, J.M.: Wave-pipelines via look-up tables. IEEE Int. Symp. Circuits Syst. (ISCAS \u20191996). 4, 85\u201388 (1996)","journal-title":"IEEE Int. Symp. Circuits Syst. (ISCAS \u20181996)."},{"issue":"7","key":"87_CR14","doi-asserted-by":"crossref","first-page":"783","DOI":"10.1109\/TVLSI.2005.850086","volume":"13","author":"G Lakshminarayanan","year":"2005","unstructured":"Lakshminarayanan, G., Venkataramani, B.: Optimization techniques for FPGA based wave-pipelined DSP blocks. IEEE Trans. Very Large Scale Integration (VLSI) Syst. 13(7), 783\u2013793 (2005)","journal-title":"IEEE Trans. Very Large Scale Integration (VLSI) Syst."},{"key":"87_CR15","volume-title":"JPEG2000 Standard for Image Compression Concepts Algorithms and VLSI Architectures","author":"T Aharya","year":"2005","unstructured":"Aharya, T., Tsai, P.-S.: JPEG2000 Standard for Image Compression Concepts Algorithms and VLSI Architectures. Wiley, New York (2005)"},{"key":"87_CR16","volume-title":"Introduction to Data Compression","author":"K Sayood","year":"2000","unstructured":"Sayood, K.: Introduction to Data Compression. Morgan Kaufmann, Menlo Park (2000). An Imprint of Elsevier"},{"key":"87_CR17","unstructured":"Smith, M.J.S.: Application Specific Integrated Circuits. Pearson Education Asia Pvt. Ltd, Singapore (2003)"},{"key":"87_CR18","doi-asserted-by":"crossref","first-page":"281","DOI":"10.1080\/03772063.2006.11416466","volume":"524","author":"G Seetharaman","year":"2006","unstructured":"Seetharaman, G., Venkataramani, B., Lakshminarayanan, G.: Design and FPGA implementation of self tuned wave-pipelined filters. IETE J. Res. 524, 281\u2013286 (2006)","journal-title":"IETE J. Res."},{"key":"87_CR19","unstructured":"Seetharaman, G., Venkataramani, B., Lakshminarayanan, G.: Design and FPGA implementation of wave-pipelined image block encoders using 2D-DWT. In: Proceedings of VLSI design and test symposium VDAT 2005, pp. 12\u201320 (2005)"},{"key":"87_CR20","unstructured":"Seetharaman, G., Venkataramani, B., Lakshminarayanan, G.: Design and FPGA implementation of wave-pipelined distributed arithmetic based filters. In: Proceedings of VLSI Design and Test workshop VDAT 2004, pp. 216\u2013220 (2004)"},{"key":"87_CR21","doi-asserted-by":"crossref","unstructured":"Amudha, V., Venkataramani, B., Vinoth Kumar, R., Ravishankar, S.: SOC Implementation of HMM Based Speaker Independent Isolated Digit Recognition System. In: 20th International IEEE Conference on VLSI Design (VLSID\u201907), pp. 1\u20136 (2007)","DOI":"10.1109\/VLSID.2007.144"},{"key":"87_CR22","unstructured":"Seetharaman, G., Venkataramani, B., Amudha, V., Saundattikar, A.: System on chip implementation of 2D DWT using lifting scheme. In: Proceedings of the International Asia and South Pacific Conference on Embedded SOCs (ASPICES 2005), (2005)"},{"key":"87_CR23","doi-asserted-by":"crossref","unstructured":"Seetharaman, G., Venkataramani, B.: SOC implementation of wave-pipelined circuits. Proceedings of IEEE International conference on Field Programmable Technology 2007 (ICFPT 2007), pp. 9\u201316 (2007)","DOI":"10.1109\/FPT.2007.4439226"}],"container-title":["Journal of Real-Time Image Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11554-008-0087-8.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11554-008-0087-8\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11554-008-0087-8","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,30]],"date-time":"2025-01-30T17:09:52Z","timestamp":1738256992000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11554-008-0087-8"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,6,10]]},"references-count":23,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2008,9]]}},"alternative-id":["87"],"URL":"https:\/\/doi.org\/10.1007\/s11554-008-0087-8","relation":{},"ISSN":["1861-8200","1861-8219"],"issn-type":[{"type":"print","value":"1861-8200"},{"type":"electronic","value":"1861-8219"}],"subject":[],"published":{"date-parts":[[2008,6,10]]}}}