{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,5]],"date-time":"2025-02-05T05:26:39Z","timestamp":1738733199605,"version":"3.37.0"},"reference-count":38,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2008,11,28]],"date-time":"2008-11-28T00:00:00Z","timestamp":1227830400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Real-Time Image Proc"],"published-print":{"date-parts":[[2009,6]]},"DOI":"10.1007\/s11554-008-0095-8","type":"journal-article","created":{"date-parts":[[2008,11,27]],"date-time":"2008-11-27T13:07:20Z","timestamp":1227791240000},"page":"109-125","source":"Crossref","is-referenced-by-count":14,"title":["Adaptive real-time image processing exploiting two dimensional reconfigurable architecture"],"prefix":"10.1007","volume":"4","author":[{"given":"Lars","family":"Braun","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Diana","family":"G\u00f6hringer","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Thomas","family":"Perschke","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Volker","family":"Schatz","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michael","family":"H\u00fcbner","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J\u00fcrgen","family":"Becker","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2008,11,28]]},"reference":[{"key":"95_CR1","unstructured":"Alpha-Data.: http:\/\/www.alpha-data.com"},{"key":"95_CR2","doi-asserted-by":"crossref","unstructured":"Batcher, K.: Sorting networks and their applications. In: AFIPS spring joint computing conference, pp. 307\u2013314 (1968)","DOI":"10.1145\/1468075.1468121"},{"key":"95_CR3","doi-asserted-by":"crossref","unstructured":"Benini, L., De Micheli, G.: Networks on chip: a new paradigm for systems on chip design. In: Proc. design, automation and test in Europe conference and exhibition, pp. 418\u2013419 (2002)","DOI":"10.1109\/DATE.2002.998307"},{"key":"95_CR4","unstructured":"Becker, J., Huebner, M., Paulsson, K., Thomas, A.: Dynamic reconfiguration on-demand: real-time adaptivity in next generation microelectronics. In: ReCoSoC, pp. 35\u201342. University of Montpellier II (2005)"},{"issue":"2","key":"95_CR5","doi-asserted-by":"crossref","first-page":"136","DOI":"10.1109\/MDT.2005.43","volume":"22","author":"J. Becker","year":"2005","unstructured":"Becker, J., Thomas, A. Scalable processor instruction set extension. IEEE. Des. Test. Comput. 22(2),136\u2013148 (2005)","journal-title":"IEEE. Des. Test. Comput."},{"key":"95_CR6","unstructured":"Cray Inc. USA: Cray xd1, datasheet. http:\/\/www.cray.com"},{"key":"95_CR7","unstructured":"Fujitsu Limited.: Sparc t1000. http:\/\/www.fujitsu.com\/downloads\/SPARCE\/brochures\/sparc-enterprise- t1000.pdf"},{"key":"95_CR8","unstructured":"Gaisler, J.: The leon processor user\u2019s manual. http:\/\/www.gaisler.com"},{"key":"95_CR9","doi-asserted-by":"crossref","unstructured":"Goehringer, D., Huebner, M., Schatz, V., Becker, J.: Runtime adaptive multi-processor system-on-chip: Rampsoc. In: Proceedings of IEEE international parallel and distributed processing symposium IPDPS 2008, Miami, FL, USA, 14\u201318 April 2008","DOI":"10.1109\/IPDPS.2008.4536503"},{"key":"95_CR10","unstructured":"Goehringer, D., Majer, M., Teich, J.: Bridging the gap between relocatability and available technology: the erlangen slot machine. In: Dynamically reconfigurable architectures, number 06141 in Dagstuhl seminar proceedings, Dagstuhl, Germany, 02\u201307 April 2006"},{"key":"95_CR11","unstructured":"Hartenstein, R. Why we need reconfigurable computing education. RC-Education Workshop, Karlsruhe, Germany (2006)"},{"key":"95_CR12","doi-asserted-by":"crossref","unstructured":"Huebner, M., Becker, T., Becker, J.: Real-time lut-based network topologies for dynamic and partial fpga self-reconfiguration. In: Proceedings of 17th symposium on integrated circuits and systems design SBCCI 2004, pp. 28\u201332, 7\u201311 September 2004","DOI":"10.1109\/SBCCI.2004.240972"},{"key":"95_CR13","doi-asserted-by":"crossref","unstructured":"Huebner, M., Braun, L., Becker, J., Claus, C., Stechele, W.: Physical configuration on-line visualization of xilinx virtex-ii fpgas. In: Proceedings of IEEE computer society annual symposium on VLSI ISVLSI 2007, pp. 41\u201346, 9\u201311 March (2007)","DOI":"10.1109\/ISVLSI.2007.83"},{"key":"95_CR14","unstructured":"Huerta, P., Castillo, J., Martfnez, J.I., Lopez, V.: A microblaze based multiprocessor soc. In: WSEAS transactions on circuits and systems (2005)"},{"key":"95_CR15","doi-asserted-by":"crossref","unstructured":"Huebner, M., Schuck, C., Becker, J.: Elementary block based 2-dimensional dynamic and partial reconfiguration for virtex-ii fpgas. In: Proceedings of 20th international parallel and distributed processing symposium IPDPS 2006, p. 8, 25\u201329 April (2006)","DOI":"10.1109\/IPDPS.2006.1639449"},{"key":"95_CR16","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-662-06735-2","volume-title":"Digitale Bildverarbeitung","author":"B. Jaehne","year":"1989","unstructured":"Jaehne, B.: Digitale Bildverarbeitung. Springer, Berlin [u.a.] (1989)"},{"key":"95_CR17","doi-asserted-by":"crossref","DOI":"10.1007\/b105353","volume-title":"Networks on Chip","author":"A. Jantsch","year":"2003","unstructured":"Jantsch, A., Tenhunen, H.: Networks on chip. Kluwer Academic Publishers, Hingham, MA (2003)"},{"key":"95_CR18","doi-asserted-by":"crossref","unstructured":"Kumar, S., Jantsch, A., Soininen, J.-P., Forsell, M., Millberg, M., Oberg J., Tiensyrja K., Hemani A.: A network on chip architecture and design methodology. In: Proceedings of IEEE computer society annual symposium on VLSI, pp. 105\u2013112, 25\u201326 April (2002)","DOI":"10.1109\/ISVLSI.2002.1016885"},{"key":"95_CR19","unstructured":"Knuth, D., E.: The Art of Computer Programming, Sorting and Searching, vol 3, 2nd edn, Addison Wesley Longman Publishing Co. Inc., Redwood City, CA (1998)"},{"key":"95_CR20","doi-asserted-by":"crossref","unstructured":"Lysaght, P., Blodget, B., Mason, J., Young, J., Bridgford, B.: Invited paper: enhanced architectures, design methodologies and cad tools for dynamic reconfiguration of xilinx fpgas. In: Proceedings of international conference on field programmable logic and application FPL 2006, pp. 1\u20136, Madrid, Spain, 28\u201330 August (2006)","DOI":"10.1109\/FPL.2006.311188"},{"key":"95_CR21","doi-asserted-by":"crossref","unstructured":"Layer, C., Pfleiderer, H.-J.: A reconfigurable recurrent bitonic sorting network for concurrently accessible data. In: FPL, pp. 648\u2013657 (2004)","DOI":"10.1007\/978-3-540-30117-2_66"},{"key":"95_CR22","doi-asserted-by":"crossref","unstructured":"Michaelsen, E., Middelmann, W., Soergel, U.: Cognitive vision and perceptual grouping by production systems with blackboard control, an example for high-resolution sar-images. In: VISAPP 2006 (2006)","DOI":"10.1007\/978-3-540-75274-5_20"},{"key":"95_CR23","doi-asserted-by":"crossref","unstructured":"Michaelsen, E., Stilla, U.: Estimating urban activity on high-resolution thermal image sequences aided by large scale vector maps. In: Proceedings of remote sensing and data fusion over urban areas IEEE\/ISPRS joint workshop 2001, pp. 25\u201329, 8\u20139 Novomber (2001)","DOI":"10.1109\/DFUA.2001.985719"},{"key":"95_CR24","doi-asserted-by":"crossref","unstructured":"Pham, D., Asano, S., Bolliger, M., Day, M.N., Hofstee, H.P., Johns, C., Kahle, J., Kameyama, A., Keaty, J., Masubuchi, Y., Riley, M., Shippy, D., Stasiak, D., Suzuoki, M., Wang, M., Warnock, J., Weitzel, S., Wendel, D., Yamazaki, T., Yazawa, K.: The design and implementation of a first-generation cell processor. In: Proceedings digest of technical papers solid-state circuits conference ISSCC 2005 IEEE International , pp. 184\u2013592, 10\u201310 February (2005)","DOI":"10.1109\/ISSCC.2005.1493930"},{"key":"95_CR25","unstructured":"Paulsson, K., Huebner, M., Zou, J., H.and Becker.: Realization of real-time control flow oriented automotive applications on a soft-core multiprocessor system based on xilinx virtex ii fpgas. In: ARC05, Portugal (2005)"},{"key":"95_CR26","unstructured":"Stechele, W.: Dynamically reconfigurable systems-on-chip for video-based driver assistance. In: Dagstuhl seminar proceedings 06141 on dynamically reconfigurable architectures. (2006)"},{"key":"95_CR27","unstructured":"Inc. The MathWorks. Matlab compiler. http:\/\/www.mathworks.com"},{"key":"95_CR28","unstructured":"The MathWorks Inc.: Matlab\/simulink hdl coder userguide. http:\/\/www.mathworks.com"},{"key":"95_CR29","doi-asserted-by":"crossref","unstructured":"Ullmann, M., Huebner, M., Grimm, B., and Becker, J.: An fpga run-time system for dynamical on-demand reconfiguration. In: Proceedings of 18th international parallel and distributed processing symposium, pp. 135\u2013 (2004)","DOI":"10.1109\/IPDPS.2004.1303106"},{"key":"95_CR30","doi-asserted-by":"crossref","unstructured":"Worm, F., Ienne, P., Thiran, P., de Micheli G.: An adaptive low-power transmission scheme for on-chip networks. In: Proceedings of 15th international symposium on system synthesis, pp. 92\u2013100 (2002)","DOI":"10.1145\/581199.581221"},{"key":"95_CR31","doi-asserted-by":"crossref","unstructured":"Wolf, W.: The future of multiprocessor systems-on-chips. In: Proceedings of 41st design automation conference, pp. 681\u2013685 (2004)","DOI":"10.1145\/996566.996753"},{"key":"95_CR32","unstructured":"Xilinx:. Difference-based partial reconfiguration (xapp290). http:\/\/www.xilinx.com"},{"key":"95_CR33","unstructured":"Xilinx:. Xilinx microblaze reference guide. http:\/\/www.xilinx.com"},{"key":"95_CR34","unstructured":"Xilinx:. Xilinx picoblaze userguide (ug129). http:\/\/www.xilinx.com"},{"key":"95_CR35","unstructured":"Xilinx:. Xilinx systemgenerator userguide. http:\/\/www.xilinx.com"},{"key":"95_CR36","unstructured":"Xilinx:. Xilinx virtex-4 configuration guide. http:\/\/www.xilinx.com"},{"key":"95_CR37","unstructured":"Xilinx:. Xilinx virtex-5 configuration guide (ug191). http:\/\/www.xilinx.com"},{"key":"95_CR38","unstructured":"Xilinx:. Acceldsp synthesis tool user guide (release 9.2.00). http:\/\/www.xilinx.com (2007). Accessed August 2007"}],"container-title":["Journal of Real-Time Image Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11554-008-0095-8.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11554-008-0095-8\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11554-008-0095-8","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,4]],"date-time":"2025-02-04T18:24:31Z","timestamp":1738693471000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11554-008-0095-8"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,11,28]]},"references-count":38,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2009,6]]}},"alternative-id":["95"],"URL":"https:\/\/doi.org\/10.1007\/s11554-008-0095-8","relation":{},"ISSN":["1861-8200","1861-8219"],"issn-type":[{"type":"print","value":"1861-8200"},{"type":"electronic","value":"1861-8219"}],"subject":[],"published":{"date-parts":[[2008,11,28]]}}}