{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,7]],"date-time":"2025-04-07T02:40:08Z","timestamp":1743993608005,"version":"3.40.3"},"reference-count":24,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2012,8,23]],"date-time":"2012-08-23T00:00:00Z","timestamp":1345680000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Real-Time Image Proc"],"published-print":{"date-parts":[[2015,3]]},"DOI":"10.1007\/s11554-012-0266-5","type":"journal-article","created":{"date-parts":[[2012,8,22]],"date-time":"2012-08-22T08:29:26Z","timestamp":1345624166000},"page":"151-162","source":"Crossref","is-referenced-by-count":4,"title":["Implementation of a cost-shared transform architecture for multiple video codecs"],"prefix":"10.1007","volume":"10","author":[{"given":"Muhammad","family":"Martuza","sequence":"first","affiliation":[]},{"given":"Khan A.","family":"Wahid","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2012,8,23]]},"reference":[{"key":"266_CR1","unstructured":"Standard for Television: VC-1 Compressed Video Bitstream Format and Decoding Process, SMPTE 421M (2006)"},{"key":"266_CR2","unstructured":"ITU-T Rec. H.264\/ISO\/IEC 14496-10 AVC, 2003"},{"key":"266_CR3","unstructured":"GB\/T 20090.1 Information technology: Advanced coding of audio and video\u2014Part 1: System, Chinese AVS standard"},{"key":"266_CR4","doi-asserted-by":"crossref","unstructured":"Sullivan, G.J., Ohm, J.-R.: Recent developments in standardization of high efficiency video coding (HEVC). In: SPIE Applications of Digital Image Processing XXXIII, vol. 7798, Aug 2010","DOI":"10.1117\/12.863486"},{"key":"266_CR5","doi-asserted-by":"crossref","unstructured":"Chi-Cheng, J., et al.: A Full-HD 60\u00a0fps AVS\/H.264\/VC-1\/MPEG-2 video decoder for digital home applications. In: Proceedings of International Symposium on VLSI-DAT, pp. 1\u20134, April 2011","DOI":"10.1109\/VDAT.2011.5783591"},{"key":"266_CR6","doi-asserted-by":"crossref","first-page":"18","DOI":"10.1109\/MSP.2003.1184336","volume":"20","author":"A Vetro","year":"2003","unstructured":"Vetro, A., Christopoulos, C., Huifang, S., Mitsubishi, E.R.L., Hill, M.: Video transcoding architectures and techniques: an overview. IEEE Signal Process. Magz. 20, 18\u201329 (2003)","journal-title":"IEEE Signal Process. Magz."},{"key":"266_CR7","doi-asserted-by":"crossref","first-page":"125","DOI":"10.1007\/978-3-642-11686-5_4","volume":"280","author":"W Gao","year":"2010","unstructured":"Gao, W., et al.: AVS video coding standard. Intel. Multimedia Commun Tech. Appli. SCI 280, 125\u2013166 (2010)","journal-title":"Intel. Multimedia Commun Tech. Appli. SCI"},{"issue":"7","key":"266_CR8","doi-asserted-by":"crossref","first-page":"560","DOI":"10.1109\/TCSVT.2003.815165","volume":"13","author":"T Wiegand","year":"2003","unstructured":"Wiegand, T., Sullivan, G., Bj\u00f8ntegaard, G., Luthra, A.: Overview of the H.264\/AVCvideo coding standard. IEEE Trans. Circuits Syst. Video Technol. 13(7), 560\u2013576 (2003)","journal-title":"IEEE Trans. Circuits Syst. Video Technol."},{"key":"266_CR9","unstructured":"Joint Collaborative Team: Video Coding: CE10: Core transform design for HEVC. JCTVC-G495, Geneva, Switzerland, 21\u201330 Nov, 2011"},{"issue":"4","key":"266_CR10","doi-asserted-by":"crossref","first-page":"274","DOI":"10.1049\/el:20083168","volume":"44","author":"S Lee","year":"2008","unstructured":"Lee, S., Cho, K.: Architecture of transform circuit for video decoder supporting multiple standards. Electron Lett 44(4), 274\u2013275 (2008)","journal-title":"Electron Lett"},{"key":"266_CR11","unstructured":"Kim, S., Chang, H., Lee, S., Cho, K.: VLSI design to unify IDCT and IQ circuit for multistandard video decoder. In: Proceedings of ISIC International Symposium Prototyping, pp. 328\u2013331, 2008"},{"issue":"7","key":"266_CR12","doi-asserted-by":"crossref","first-page":"551","DOI":"10.1109\/TCSII.2010.2048477","volume":"57","author":"H Qi","year":"2010","unstructured":"Qi, H., Huang, Q., Gao, W.: A low-cost very large scale integration architecture for multistandard inverse transform. IEEE Trans. Circuits Syst. II 57(7), 551\u2013555 (2010)","journal-title":"IEEE Trans. Circuits Syst. II"},{"key":"266_CR13","doi-asserted-by":"crossref","unstructured":"Lee, S., Cho, K.: Circuit implementation for transform and quantization operations of H.264\/MPEG-4\/VC-1 video decoder. In: Proceedings of International Conference of Design and Technology of Integrated Systems in Nanoscale Era, pp. 102\u2013107, Sept 2007","DOI":"10.1109\/DTIS.2007.4449501"},{"key":"266_CR14","doi-asserted-by":"crossref","unstructured":"Wahid, K., Martuza, M., Das, M., McCrosky, C.: Efficient hardware implementation of 8\u00a0\u00d7\u00a08 integer cosine transforms for multiple video codecs. J. Real-Time Image Process. (2011). doi: 10.1007\/s11554-011-0209-6","DOI":"10.1007\/s11554-011-0209-6"},{"key":"266_CR15","doi-asserted-by":"crossref","unstructured":"Liu, G.: An area-efficient IDCT architecture for multiple video standards. In: Proceedings of 2nd International Conference ICISE, pp. 3518\u20133522, Dec 2010","DOI":"10.1109\/ICISE.2010.5690227"},{"key":"266_CR16","doi-asserted-by":"crossref","first-page":"926","DOI":"10.1109\/LSP.2008.2005048","volume":"15","author":"CP Fan","year":"2010","unstructured":"Fan, C.P., Su, G.A.: Efficient low-cost sharing design of fast 1-D inverse integer transform algorithms for H.264\/AVC and VC-1. IEEE Signal Process. Lett. 15, 926\u20139292 (2010)","journal-title":"IEEE Signal Process. Lett."},{"key":"266_CR17","doi-asserted-by":"crossref","first-page":"788","DOI":"10.1109\/TCSII.2009.2030366","volume":"56","author":"C Fan","year":"2009","unstructured":"Fan, C., Su, G.: Fast algorithm and low-cost hardware-sharing design of multiple integer transforms for VC-1. IEEE Trans. Circuits Syst. II 56, 788\u2013792 (2009)","journal-title":"IEEE Trans. Circuits Syst. II"},{"key":"266_CR18","first-page":"262","volume":"2009","author":"Dajiang Zhou","year":"2009","unstructured":"Zhou, Dajiang, et al.: A 1080p@60fps multi-standard video decoder chip designed for power and cost efficiency in a system perspective. Symp. VLSI Circuits 2009, 262\u2013263 (2009)","journal-title":"Symp. VLSI Circuits"},{"key":"266_CR19","doi-asserted-by":"crossref","first-page":"511","DOI":"10.1093\/ietfec\/e90-a.2.511","volume":"90","author":"CP Fan","year":"2007","unstructured":"Fan, C.P., Lin, Y.L.: Implementations of low cost hardware sharing architectures for Fast 8\u00a0\u00d7\u00a08 and 4\u00a0\u00d7\u00a04 Integer Transforms in H.264\/AVC. IEICE Trans. Fund. Elect. Commun. Compt. 90, 511\u2013516 (2007)","journal-title":"IEICE Trans. Fund. Elect. Commun. Compt."},{"key":"266_CR20","unstructured":"Chao, Y.C., et al.: An efficient architecture of multiple 8\u00a0\u00d7\u00a08 Transforms for H.264\/AVC and VC-l decoders. In: Proceedings of International Conference on Green Circuits and Systems, pp. 595\u2013598, 2010"},{"issue":"7","key":"266_CR21","doi-asserted-by":"crossref","first-page":"432","DOI":"10.1109\/TCSII.2011.2158265","volume":"58","author":"K Wang","year":"2011","unstructured":"Wang, K., et al.: A Reconfigurable Multi-Transform VLSI Architecture Supporting Video Codec Design. IEEE Trans. Circuits Syst. II Exp Briefs 58(7), 432\u2013436 (2011)","journal-title":"IEEE Trans. Circuits Syst. II Exp Briefs"},{"issue":"8","key":"266_CR22","doi-asserted-by":"crossref","first-page":"517","DOI":"10.1109\/TCSII.2011.2158749","volume":"58","author":"CP Fan","year":"2011","unstructured":"Fan, C.P., et al.: Fast Multiple Inverse Transforms with Low-Cost Hardware Sharing Design for Multistandard Video Decoding. IEEE Trans. Circuits Syst. II Exp. Briefs 58(8), 517\u2013521 (2011)","journal-title":"IEEE Trans. Circuits Syst. II Exp. Briefs"},{"issue":"1","key":"266_CR23","doi-asserted-by":"crossref","first-page":"19","DOI":"10.1007\/s11265-007-0111-4","volume":"50","author":"Y Li","year":"2008","unstructured":"Li, Y., He, Y., Mei, S.L.: A highly parallel joint VLSI architecture for transforms in H.264\/AVC. J. Signal Process. Syst. 50(1), 19\u201332 (2008)","journal-title":"J. Signal Process. Syst."},{"issue":"12","key":"266_CR24","first-page":"1249","volume":"45","author":"GA Su","year":"2008","unstructured":"Su, G.A., Fan, C.P.: Low-cost hardware-sharing architecture of fast 1-D inverse tranforms for H.264\/AVC and AVS applications. IEEE Trans. Circuits Syst. II, Exp Briefs 45(12), 1249\u201312153 (2008)","journal-title":"IEEE Trans. Circuits Syst. II, Exp Briefs"}],"container-title":["Journal of Real-Time Image Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11554-012-0266-5.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11554-012-0266-5\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11554-012-0266-5","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,4,7]],"date-time":"2025-04-07T02:25:46Z","timestamp":1743992746000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11554-012-0266-5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,8,23]]},"references-count":24,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2015,3]]}},"alternative-id":["266"],"URL":"https:\/\/doi.org\/10.1007\/s11554-012-0266-5","relation":{},"ISSN":["1861-8200","1861-8219"],"issn-type":[{"type":"print","value":"1861-8200"},{"type":"electronic","value":"1861-8219"}],"subject":[],"published":{"date-parts":[[2012,8,23]]}}}