{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,9,23]],"date-time":"2026-09-23T04:44:48Z","timestamp":1790138688008,"version":"4.0.1"},"reference-count":23,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2012,11,10]],"date-time":"2012-11-10T00:00:00Z","timestamp":1352505600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Real-Time Image Proc"],"published-print":{"date-parts":[[2014,3]]},"DOI":"10.1007\/s11554-012-0284-3","type":"journal-article","created":{"date-parts":[[2012,11,9]],"date-time":"2012-11-09T13:56:08Z","timestamp":1352469368000},"page":"233-249","source":"Crossref","is-referenced-by-count":19,"title":["The multi-dataflow composer tool: generation of on-the-fly reconfigurable platforms"],"prefix":"10.1007","volume":"9","author":[{"given":"Francesca","family":"Palumbo","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Nicola","family":"Carta","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Danilo","family":"Pani","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Paolo","family":"Meloni","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Luigi","family":"Raffo","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"297","published-online":{"date-parts":[[2012,11,10]]},"reference":[{"key":"284_CR1","unstructured":"Altera Corp: FPGA run-time reconfiguration: two approaches\u2014white paper (2008)"},{"key":"284_CR2","unstructured":"Angermeier J., Wildermann S., Sibirko E., Teich J.: Placing streaming applications with similarities on dynamically partially reconfigurable architectures. In: International Conference on Reconfigurable Computing and FPGAs (ReConFig), 2010. pp. 91\u201396 (2010)"},{"key":"284_CR3","doi-asserted-by":"crossref","first-page":"135","DOI":"10.1007\/s11265-006-7512-7","volume":"44","author":"S.M. Carta","year":"2006","unstructured":"Carta, S.M., Pani, D., Raffo, L.: Reconfigurable coprocessor for multimedia application domain. J. VLSI Signal Process. Syst. 44, 135\u2013152 (2006)","journal-title":"J. VLSI Signal Process. Syst."},{"key":"284_CR4","doi-asserted-by":"crossref","first-page":"171","DOI":"10.1145\/508352.508353","volume":"34","author":"K. Compton","year":"2002","unstructured":"Compton, K., Hauck, S.: Reconfigurable computing: a survey of systems and software. ACM Comput. Surv. 34, 171\u2013210 (2002)","journal-title":"ACM Comput. Surv."},{"key":"284_CR5","unstructured":"Graphiti Editor. http:\/\/sourceforge.net\/apps\/trac\/graphiti-editor\/"},{"key":"284_CR6","doi-asserted-by":"crossref","unstructured":"Hartenstein, R.: Coarse grain reconfigurable architecture (embedded tutorial). In: Proc. of the 2001 Asia and South Pacific Design Automation Conference, pp. 564\u2013570 (2001)","DOI":"10.1145\/370155.370535"},{"key":"284_CR7","doi-asserted-by":"crossref","unstructured":"Hartenstein, R., Herz, M., Hoffmann, T., Nageldinger, U.: Kressarray xplorer: a new cad environment to optimize reconfigurable datapath array architectures. In: Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific, pp. 163\u2013168 (2000)","DOI":"10.1145\/368434.368597"},{"key":"284_CR8","unstructured":"ISO\/IEC: 23001-4 MPEG systems tech.\u2014part 4: codec configuration representation (2009)"},{"key":"284_CR9","unstructured":"Janneck, J.W., Miller, I.D., Parlour, D.B., Roquier, G., Wipliez, M., Raulet, M.: Synthesizing hardware from dataflow programs. J. Signal Process. Syst. 63, 241\u2013249 (2009)"},{"issue":"3","key":"284_CR10","doi-asserted-by":"crossref","first-page":"159","DOI":"10.1109\/MSP.2010.936032","volume":"27","author":"M. Mattavelli","year":"2010","unstructured":"Mattavelli, M., Amer, I., Raulet, M.: The reconfigurable video coding standard. IEEE Signal Process. Mag. 27(3), 159\u2013167 (2010)","journal-title":"IEEE Signal Process. Mag."},{"key":"284_CR11","unstructured":"Mei, B., Vernalde, S., Verkest, D., Lauwereins, R.: Design methodology for a tightly coupled VLIW\/reconfigurable matrix architecture: a case study. In: Proceedings of Design, Automation and Test in Europe Conference and Exhibition, vol. 2, pp. 1224\u20131229 (2004)"},{"issue":"1","key":"284_CR12","doi-asserted-by":"crossref","first-page":"5","DOI":"10.1109\/LES.2010.2044365","volume":"2","author":"P. Meloni","year":"2010","unstructured":"Meloni, P., Secchi, S., Raffo, L.: An FPGA-based framework for technology-aware prototyping of multicore embedded architectures. IEEE Embed. Syst. Lett. 2(1), 5\u20139 (2010)","journal-title":"IEEE Embed. Syst. Lett."},{"key":"284_CR13","unstructured":"Memik, S.O., Bozorgzadeh, E., Kastner, R., Sarrafzadeh, M.: SPS: A strategically programmable system. In: Proc. Int. parallel and distributed processing symposium (IPDPS), Reconfigurable Architectures Workshop (RAW) (2001)"},{"key":"284_CR14","doi-asserted-by":"crossref","unstructured":"Memik, S.O., Memik, G., Jafari, R., Kursun, E.: Global resource sharing for synthesis of control data flow graphs on FPGAs. In: Proc. IEEE\/ACM Design Automation Conference (DAC) (2003)","DOI":"10.1109\/DAC.2003.1219090"},{"key":"284_CR15","doi-asserted-by":"crossref","unstructured":"Miyamori, T., Olukotun, U.: A quantitative analysis of reconfigurable coprocessors for multimedia applications. In: IEEE Symposium on FPGAs for Custom Computing Machines: Proceedings, pp. 2\u201311 (1998)","DOI":"10.1109\/FPGA.1998.707876"},{"key":"284_CR16","doi-asserted-by":"crossref","unstructured":"Palumbo, F., Pani, D., Manca, E., Raffo, L., Mattavelli, M., Roquier, G.: Rvc: A multi-decoder cal composer tool. In: DASIP, pp. 144\u2013151 (2010)","DOI":"10.1109\/DASIP.2010.5706258"},{"key":"284_CR17","doi-asserted-by":"crossref","unstructured":"Palumbo, F., Carta, N., Raffo, L.: The multi-dataflow composer tool: a runtime reconfigurable hdl platform composer. In: Proceedings of the 2011 Conference on Design and Architectures for Signal and Image Processing, pp. 178\u2013185 (2011)","DOI":"10.1109\/DASIP.2011.6136876"},{"key":"284_CR18","doi-asserted-by":"crossref","unstructured":"Roquier, G., Wipliez, M., Raulet, M., Janneck, J., Miller, I., Parlour, D.: Automatic software synthesis of dataflow program: An MPEG-4 simple profile decoder case study. In: IEEE Workshop on Signal Processing Systems (SiPS) 2008, pp. 281\u2013286 (2008)","DOI":"10.1109\/SIPS.2008.4671776"},{"issue":"5","key":"284_CR19","doi-asserted-by":"crossref","first-page":"465","DOI":"10.1109\/12.859540","volume":"49","author":"H. Singh","year":"2000","unstructured":"Singh, H., Lee, M.H., Lu, G., Kurdahi, F., Bagherzadeh, N., Chaves Filho, E.: Morphosys: an integrated reconfigurable system for data-parallel and computation-intensive applications. IEEE Trans. Comput. 49(5), 465\u2013481 (2000)","journal-title":"IEEE Trans. Comput."},{"key":"284_CR20","doi-asserted-by":"crossref","unstructured":"Siret, N., Wipliez, M., Nezan, J.F., Rhatay, A.: Hardware code generation from dataflow programs. In: DASIP, pp. 113\u2013120 (2010)","DOI":"10.1109\/DASIP.2010.5706254"},{"key":"284_CR21","unstructured":"Wan, L., Dong, C., Chen, D.: A new coarse-grained reconfigurable architecture with fast data relay and its compilation flow. In: Proceedings of Symposium on Application Accelerators in HPC (2009)"},{"key":"284_CR22","doi-asserted-by":"crossref","first-page":"203","DOI":"10.1007\/s11265-009-0390-z","volume":"63","author":"M. Wipliez","year":"2011","unstructured":"Wipliez, M., Roquier, G., Nezan, J.F.: Software code generation for the rvc-cal language. J. Signal Process. Syst. 63, 203\u2013213 (2011)","journal-title":"J. Signal Process. Syst."},{"issue":"10","key":"284_CR23","doi-asserted-by":"crossref","first-page":"1471","DOI":"10.1109\/TVLSI.2009.2025280","volume":"18","author":"K. Yoonjin","year":"2010","unstructured":"Yoonjin, K., Mahapatra, R.N.: Design space exploration for efficient resource utilization in coarse-grained reconfigurable architecture. IEEE Trans. Very Large Scale Integr. (VLSI) Systems 18(10), 1471\u20131482 (2010)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."}],"container-title":["Journal of Real-Time Image Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11554-012-0284-3.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11554-012-0284-3\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11554-012-0284-3","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,4,20]],"date-time":"2025-04-20T15:35:04Z","timestamp":1745163304000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11554-012-0284-3"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,11,10]]},"references-count":23,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2014,3]]}},"alternative-id":["284"],"URL":"https:\/\/doi.org\/10.1007\/s11554-012-0284-3","relation":{},"ISSN":["1861-8200","1861-8219"],"issn-type":[{"value":"1861-8200","type":"print"},{"value":"1861-8219","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,11,10]]}}}