{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,8]],"date-time":"2026-06-08T23:09:12Z","timestamp":1780960152927,"version":"3.54.1"},"reference-count":34,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[2013,3,26]],"date-time":"2013-03-26T00:00:00Z","timestamp":1364256000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Real-Time Image Proc"],"published-print":{"date-parts":[[2016,3]]},"DOI":"10.1007\/s11554-013-0341-6","type":"journal-article","created":{"date-parts":[[2013,3,25]],"date-time":"2013-03-25T11:39:24Z","timestamp":1364211564000},"page":"507-525","source":"Crossref","is-referenced-by-count":13,"title":["Buffer structure optimized VLSI architecture for efficient hierarchical integer pixel motion estimation implementation"],"prefix":"10.1007","volume":"11","author":[{"given":"Haibing","family":"Yin","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Dong Sun","family":"Park","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Xiao Yun","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"297","published-online":{"date-parts":[[2013,3,26]]},"reference":[{"key":"341_CR1","unstructured":"ITU-T Recommendation and International Standard of Joint Video Specification. ITU-T Rec. H.264\/ISO\/IEC 14496-10 AVC, Mar.2005"},{"key":"341_CR2","unstructured":"SMPTE: 421M, VC-1 Compressed video bitstream format and decoding process. http:\/\/www.smpte.org\/smpte_store\/standards\/pdf\/s421m.pdf"},{"key":"341_CR3","unstructured":"Huang, Y.-W., et al.: A 1.3 TOPS H.264\/AVC single-chip encoder for HDTV applications. In: IEEE ISSCC Digest Technical Papers, pp. 128\u2013129 (2005)"},{"key":"341_CR4","doi-asserted-by":"crossref","unstructured":"Chang, H.C., et al.: A 7mW-to-183mW dynamic quality-scalable H.264 video encoder chip, ISSCC Digest Technical Papers, pp. 280\u2013281 (2007)","DOI":"10.1109\/ISSCC.2007.373403"},{"key":"341_CR5","doi-asserted-by":"crossref","unstructured":"Liu, Z., Song, Y., Shao, M., Li, S., Li, L., Ishiwata, S., Nakagawa, M., Goto, S., Ikenaga, T.: A 1.41W H.264\/AVC real-time encoder SOC for HDTV1080P. In: VLSI Circuits Symposium of Digest, pp. 12\u201313 (2007)","DOI":"10.1109\/VLSIC.2007.4342716"},{"key":"341_CR6","unstructured":"Lin, Y.-K., et al.: A 242mW 10mm2 1080P H.264\/AVC High-Profile Encoder Chip, ISSCC Digest Technical Paper, pp. 314\u2013615, (2008)"},{"key":"341_CR7","doi-asserted-by":"crossref","unstructured":"Chen, Y.-H., Chuang, T.-D., Chen, Y.-J., Li, C.-T., Hsu, C.-J., Chien, S.-Y., Chen, L.G.: An H.264\/AVC scalable extension and high profile HDTV 1080p encoder chip, 2008 Symposium on VLSI Circuits Digest of Technical Papers, pp. 104105 (2008)","DOI":"10.1109\/VLSIC.2008.4585969"},{"key":"341_CR8","doi-asserted-by":"crossref","unstructured":"Chen, T.-C., et al.: 2.8 to 67.2 mW low-power and power-aware H.264 encoder for mobile applications. In: VLSI Circuits Symposium Digest, pp. 222\u2013223 (2007)","DOI":"10.1109\/VLSIC.2007.4342727"},{"key":"341_CR9","doi-asserted-by":"crossref","unstructured":"Iwata, K., Mochizuki, S., Kimura, M., et al.: A 256 mW 40 Mbps full-HD H.264 high-profile codec featuring a dual-macroblock pipeline architecture in 65\u00a0nm CMOS, IEEE J. Solid-State Circuits. 44(4), 1184\u20131191 (2009)","DOI":"10.1109\/JSSC.2009.2014025"},{"key":"341_CR10","doi-asserted-by":"crossref","unstructured":"Ding, L.-F., Chen, W.-Y., Tsung, P.-K., Chen, T.-C., Lin, P.-C., Chang, C.-Y., Chen, W.-L., Chen, L.-G.: A 212 MPixels\/s 4096\u00a0\u00d7\u00a02160p multi-view video encoder chip for 3D\/quad HDTV applications. In: IEEE ISSCC Digest Technical Papers (2009)","DOI":"10.1109\/JSSC.2009.2031787"},{"key":"341_CR11","doi-asserted-by":"crossref","unstructured":"Matsui, H, Ogawa, T, et al.: An H.264 full HD 60i double speed encoder IP supporting both MBAFF and field-pic structure. International Symposium on VLSI Design, Automation and Test (VLSI-DAT), Taiwan (2011)","DOI":"10.1109\/VDAT.2011.5783632"},{"key":"341_CR12","unstructured":"Nittam, K., Ikeda, M.: An H.264\/AVC high422 profile and MPEG-2 422 profile encoder LSI for HDTV broadcasting infrastructures, International Symposium on VLSI Circuits (2008)"},{"key":"341_CR13","unstructured":"Yin, H.B., Qi, H.G., Jia, H., Xie, D., Gao, W.: Efficient macroblock pipeline structure in high definition AVS video encoder VLSI architecture, 2010 IEEE International Symposium on Circuits and Systems (ISCAS 2010) Paris, France, 30 May\u20132 June 2010"},{"key":"341_CR14","doi-asserted-by":"crossref","first-page":"297","DOI":"10.1007\/s11265-006-4190-4","volume":"42","author":"Y-W Huang","year":"2006","unstructured":"Huang, Y.-W., Chen, C.-Y., et al.: Survey on block matching motion estimation algorithms and architectures with new results. J. VLSI Signal Process. 42, 297\u2013320 (2006)","journal-title":"J. VLSI Signal Process."},{"issue":"3","key":"341_CR15","doi-asserted-by":"crossref","first-page":"578","DOI":"10.1109\/TCSI.2005.858488","volume":"53","author":"C-Y Chen","year":"2006","unstructured":"Chen, C.-Y., Chien, S.-Y., Huang, Y.-W., Chen, T.-C., Wang, T.-C., Chen, L.-G.: Analysis and architecture design of variable block-size motion estimation for H.264\/AVC. IEEE Trans. Circuits Syst. I 53(3), 578\u2013593 (2006)","journal-title":"IEEE Trans. Circuits Syst. I"},{"issue":"12","key":"341_CR16","doi-asserted-by":"crossref","first-page":"1739","DOI":"10.1109\/TCSVT.2009.2026958","volume":"19","author":"H-C Chang","year":"2009","unstructured":"Chang, H.-C., Chen, J.-W., Wu, B.-T., Su, C.-L., Wang, J.-S., Guo, J.-I.: A dynamic quality-adjustable H.264 video encoder for power-aware video applications. IEEE Trans. Circuits Syst. Video Tech. 19(12), 1739\u20131754 (2009)","journal-title":"IEEE Trans. Circuits Syst. Video Tech."},{"key":"341_CR17","doi-asserted-by":"crossref","unstructured":"Liu, Z., Song, Y., Shao, M., Li, S., Li, L., Goto, S., Ikenaga, T.: 32-parallel SAD tree hardwired engine for variable block size motion estimation in HDTV1080P real-time encoding application. In: Proceeding of IEEE Workshop Signal Processing System, pp. 675\u2013680 (2007)","DOI":"10.1109\/SIPS.2007.4387630"},{"key":"341_CR18","doi-asserted-by":"crossref","unstructured":"Lin, Y.-K., Lin, C.-C., Kuo, T.-Y., Chang, T.-S.: A hardware-efficient H.264\/AVC motion-estimation design for high-definition video. IEEE Trans. Circuits Syst. I Regul. Pap. 55(6), 1526\u20131535 (2008)","DOI":"10.1109\/TCSI.2008.916681"},{"issue":"8","key":"341_CR19","doi-asserted-by":"crossref","first-page":"1118","DOI":"10.1109\/TCSVT.2009.2020323","volume":"19","author":"Y-H Chen","year":"2009","unstructured":"Chen, Y.-H., Chen, T.-C., Tsai, C.-Y., Tsai, S.-F., Chen, L.-G.: Algorithm and architecture design of power-oriented H264\/AVC baseline profile encoder for portable devices. IEEE Trans. Circuits Syst. Video Tech. 19(8), 1118\u20131128 (2009)","journal-title":"IEEE Trans. Circuits Syst. Video Tech."},{"issue":"1","key":"341_CR20","doi-asserted-by":"crossref","first-page":"46","DOI":"10.1109\/JSSC.2009.2031787","volume":"45","author":"L-F Ding","year":"2010","unstructured":"Ding, L.-F., Chen, W.-Y., Tsung, P.-K., et al.: A 212 MPixels\/s 4096 2160p multiview video encoder chip for 3D\/quad full HDTV applications. IEEE J. Solid-State Circuits 45(1), 46\u201358 (2010)","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"9","key":"341_CR21","doi-asserted-by":"crossref","first-page":"1242","DOI":"10.1109\/TCSVT.2010.2058476","volume":"20","author":"H Yin","year":"2010","unstructured":"Yin, H., Jia, H., Qi, H., Ji, X., Xie, X., Gao, W.: A Hardware-efficient multi-resolution block matching algorithm and its VLSI architecture for high definition MPEG-like video encoders. IEEE Trans. Circuits Syst. Video Technol. 20(9), 1242\u20131254 (2010). (2010)","journal-title":"IEEE Trans. Circuits Syst. Video Technol."},{"issue":"11","key":"341_CR22","doi-asserted-by":"crossref","first-page":"1646","DOI":"10.1109\/TCSVT.2011.2133230","volume":"21","author":"T-H Tsai","year":"2011","unstructured":"Tsai, T.-H., Pan, Y.-N.: High efficiency architecture design of real-time QFHD for H.264\/AVC fast block motion estimation. IEEE Trans. Circuits Syst. Video Technol. 21(11), 1646\u20131658 (2011)","journal-title":"IEEE Trans. Circuits Syst. Video Technol."},{"issue":"2","key":"341_CR23","doi-asserted-by":"crossref","first-page":"206","DOI":"10.1109\/TCSVT.2011.2106274","volume":"21","author":"X Wen","year":"2011","unstructured":"Wen, X., OC, Au, Xu, J., Fang, L., Cha, R., Li, J.: Novel RD-optimized VBSME with matching highly data re-usable hardware architecture. IEEE Trans. Circuits Syst. Video Technol. 21(2), 206\u2013219 (2011). (2011)","journal-title":"IEEE Trans. Circuits Syst. Video Technol."},{"issue":"2","key":"341_CR24","doi-asserted-by":"crossref","first-page":"728","DOI":"10.1109\/TCE.2009.5174446","volume":"55","author":"J Kim","year":"2009","unstructured":"Kim, J., Park, T.: A novel VLSI architecture for full-search variable block-size motion estimation. IEEE Trans. Consumer Electron. I 55(2), 728\u2013733 (2009)","journal-title":"IEEE Trans. Consumer Electron. I"},{"key":"341_CR25","first-page":"741","volume":"3","author":"JH Lee","year":"2004","unstructured":"Lee, J.H., Lee, N.S.: Variable block size motion estimation algorithm and its hardware architecture for H.264\/AVC. Proc. IEEE Int. Symp. Circuits Syst. 3, 741\u2013744 (2004)","journal-title":"Proc. IEEE Int. Symp. Circuits Syst."},{"issue":"11","key":"341_CR26","doi-asserted-by":"crossref","first-page":"1742","DOI":"10.1109\/JSSC.1996.542319","volume":"31","author":"HD Lin","year":"1996","unstructured":"Lin, H.D., Anesko, A., Petryna, B.: A 14-GOPS programmable motion estimator for H.26\u00a0\u00d7\u00a0videocoding. IEEE J. Solid-State Circuits 31(11), 1742\u20131750 (1996)","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"5","key":"341_CR27","doi-asserted-by":"crossref","first-page":"741","DOI":"10.1109\/76.633491","volume":"7","author":"SC Cheng","year":"1997","unstructured":"Cheng, S.C., Hang, H.M., et al.: A comparison of block matching algorithms mapped to systolic-array implementation. IEEE Trans. Circuits Syst. Video Technol. 7(5), 741\u2013757 (1997)","journal-title":"IEEE Trans. Circuits Syst. Video Technol."},{"issue":"4","key":"341_CR28","doi-asserted-by":"crossref","first-page":"74","DOI":"10.1109\/TCSVT.2009.2014012","volume":"19","author":"J Vanne","year":"2009","unstructured":"Vanne, J., Aho, E., Kuusilinna, K., H\u00e4m\u00e4l\u00e4inen, T.D.: A configurable motion estimation architecture for block-matching algorithms. IEEE Trans. Circuits Syst. Video Technol. 19(4), 74\u201386 (2009)","journal-title":"IEEE Trans. Circuits Syst. Video Technol."},{"issue":"9","key":"341_CR29","first-page":"1119","volume":"14","author":"BC Song","year":"2004","unstructured":"Song, B.C., et al.: Multi-resolution block matching algorithm and its VLSI architecture for fast motion estimation in a MPEG-2 video encoder. IEEE Trans. CSVT 14(9), 1119\u20131137 (2004)","journal-title":"IEEE Trans. CSVT"},{"key":"341_CR30","doi-asserted-by":"crossref","unstructured":"Tuan, J.-C., Chang, T.-S., Jen, C.-W.: On the data reuse and memory bandwidth analysis for full-search block-matching VLSI architecture. IEEE Trans. Circuits Syst. Video Technol. 12(1), 61\u201372 (2002)","DOI":"10.1109\/76.981846"},{"key":"341_CR31","doi-asserted-by":"crossref","unstructured":"Chen, C.-Y., Huang, C.-T., Chen, Y.-H., Chen, L.-G.: Level C+ data reuse scheme for motion estimation with corresponding coding orders. IEEE Trans. Circuits Syst. Video Technol. 16(4), 553\u2013558 (2006)","DOI":"10.1109\/TCSVT.2006.871388"},{"key":"341_CR32","unstructured":"Chen, Z., Zhou, P., He, Y., Wang, G.: Fast motion estimation for JVT JVT-G016 (2003)"},{"issue":"2","key":"341_CR33","doi-asserted-by":"crossref","first-page":"343","DOI":"10.1109\/JPROC.2007.911072","volume":"96","author":"BH Calhoun","year":"2008","unstructured":"Calhoun, B.H., Cao, Y., Li, X., Mai, K., Pileggi, L.T., Rutenbar, R.A., Shepard, K.L.: Digital circuit design challenges and opportunities in the era of nanoscale CMOS. Proc. IEEE 96(2), 343\u2013365 (2008)","journal-title":"Proc. IEEE"},{"key":"341_CR34","unstructured":"Bj\u00f8ntegaard, G.: Calculation of average PSNR differences between RD curves. document VCEG-M33 of ITU-T Q6\/16, Austin TX, USA (2001)"}],"container-title":["Journal of Real-Time Image Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11554-013-0341-6.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11554-013-0341-6\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11554-013-0341-6","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,7,11]],"date-time":"2019-07-11T09:33:39Z","timestamp":1562837619000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11554-013-0341-6"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,3,26]]},"references-count":34,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2016,3]]}},"alternative-id":["341"],"URL":"https:\/\/doi.org\/10.1007\/s11554-013-0341-6","relation":{},"ISSN":["1861-8200","1861-8219"],"issn-type":[{"value":"1861-8200","type":"print"},{"value":"1861-8219","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,3,26]]}}}