{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,6,2]],"date-time":"2022-06-02T04:22:02Z","timestamp":1654143722600},"reference-count":51,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2014,3,7]],"date-time":"2014-03-07T00:00:00Z","timestamp":1394150400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Real-Time Image Proc"],"published-print":{"date-parts":[[2017,6]]},"DOI":"10.1007\/s11554-014-0403-4","type":"journal-article","created":{"date-parts":[[2014,3,6]],"date-time":"2014-03-06T04:40:19Z","timestamp":1394080819000},"page":"291-309","source":"Crossref","is-referenced-by-count":7,"title":["A system-level FPGA design methodology for video applications with weakly-programmable hardware components"],"prefix":"10.1007","volume":"13","author":[{"given":"Henning","family":"Sahlbach","sequence":"first","affiliation":[]},{"given":"Daniel","family":"Thiele","sequence":"additional","affiliation":[]},{"given":"Rolf","family":"Ernst","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2014,3,7]]},"reference":[{"key":"403_CR1","doi-asserted-by":"crossref","unstructured":"Bailey, D.G.: Design for Embedded Image Processing on FPGAs, 1st edn. Wiley Publishing, London (2011)","DOI":"10.1002\/9780470828519"},{"key":"403_CR2","doi-asserted-by":"crossref","unstructured":"Bamakhrama, M., Zhai, J., Nikolov, H., Stefanov, T.: A methodology for automated design of hard-real-time embedded streaming systems. In: Design, Automation Test in Europe Conference Exhibition (DATE), 2012, pp. 941\u2013946 (2012)","DOI":"10.1109\/DATE.2012.6176632"},{"key":"403_CR3","doi-asserted-by":"crossref","unstructured":"Banz, C., Hesselbarth, S., Flatt, H., Blume, H., Pirsch, P.: Real-time stereo vision system using semi-global matching disparity estimation: architecture and FPGA-implementation. In: International Conference on Embedded Computer Systems (SAMOS), pp. 93\u2013101 IEEE (2010)","DOI":"10.1109\/ICSAMOS.2010.5642077"},{"issue":"10","key":"403_CR4","doi-asserted-by":"crossref","first-page":"2408","DOI":"10.1109\/78.950795","volume":"49","author":"B Bhattacharya","year":"2001","unstructured":"Bhattacharya, B., Bhattacharyya, S.: Parameterized dataflow modeling for dsp systems. IEEE Trans. Signal Process. 49(10), 2408\u20132421 (2001)","journal-title":"IEEE Trans. Signal Process."},{"issue":"5","key":"403_CR5","doi-asserted-by":"crossref","first-page":"29","DOI":"10.1145\/1556444.1556449","volume":"36","author":"SS Bhattacharyya","year":"2009","unstructured":"Bhattacharyya, S.S., Brebner, G., Janneck, J.W., Eker, J., von Platen, C., Mattavelli, M., Raulet, M.: Opendf: a dataflow toolset for reconfigurable hardware and multicore systems. SIGARCH Comput. Archit. News. 36(5), 29\u201335 (2009)","journal-title":"SIGARCH Comput. Archit. News."},{"issue":"2","key":"403_CR6","doi-asserted-by":"crossref","first-page":"397","DOI":"10.1109\/78.485935","volume":"44","author":"G Bilsen","year":"1996","unstructured":"Bilsen, G., Engels, M., Lauwereins, R., Peperstraete, J.: Cycle-static dataflow. IEEE Trans. Signal Process. 44(2), 397\u2013408 (1996)","journal-title":"IEEE Trans. Signal Process."},{"key":"403_CR7","doi-asserted-by":"crossref","unstructured":"Buck, J., Ha, S., Lee, E.A., Messerschmitt, D.G.: Ptolemy: a framework for simulating and prototyping heterogeneous systems. In: De Micheli, G., Ernst, R., Wolf, W. ( eds) Readings in Hardware\/Software Co-design, pp. 527\u2013543. Kluwer Academic Publishers, Norwell (2002)","DOI":"10.1016\/B978-155860702-6\/50048-X"},{"key":"403_CR8","first-page":"181","volume":"49","author":"C Claus","year":"2007","unstructured":"Claus, C., Stechele, W., Herkersdorf, A.: Autovision a run-time reconfigurable MPSoC architecture for future driver assistance systems. Inf. Technol. 49, 181\u2013187 (2007)","journal-title":"Inf. Technol."},{"key":"403_CR9","unstructured":"Dabney, J.B., Harman, T.L.: Mastering SIMULINK 4, 1st edn. Prentice Hall PTR, Upper Saddle River (2001)"},{"issue":"6","key":"403_CR10","doi-asserted-by":"crossref","first-page":"334","DOI":"10.1016\/j.micpro.2006.02.009","volume":"30","author":"A Dehon","year":"2006","unstructured":"Dehon, A., Markovsky, Y., Caspi, E., Chu, M., Huang, R., Perissakis, S., Pozzi, L., Yeh, J., Wawrzynek, J.: Stream computations organized for reconfigurable execution. Microprocess. Microsyst. 30(6), 334\u2013354 (2006)","journal-title":"Microprocess. Microsyst."},{"key":"403_CR11","doi-asserted-by":"crossref","unstructured":"do Carmo Lucas, A., Heithecker, S., Ernst R.: FlexWAFE\u2014a high-end real-time stream processing library for FPGAs. In: DAC \u201907: Proceedings of the 44th Annual conference on Design Automation, pp. 916\u2013921. ACM Press, New York (2007)","DOI":"10.1109\/DAC.2007.375295"},{"issue":"1","key":"403_CR12","first-page":"23","volume":"9","author":"A doCarmo Lucas","year":"2009","unstructured":"do Carmo Lucas, A., Sahlbach, H., Whitty, S., Heithecker, S., Ernst, R.: Application development with the FlexWAFE real-time stream processing architecture for FPGAs. ACM Trans. Embedded Comput. Syst. Special Issue Config. Alg. Process. Archit. (CAPA). 9(1), 23 (2009)","journal-title":"ACM Trans. Embedded Comput. Syst. Special Issue Config. Alg. Process. Archit. (CAPA)."},{"key":"403_CR13","unstructured":"Doe, P.: High costs of mask sets and design force industry change. SolidState Technology. http:\/\/www.electroiq.com\/articles\/wn\/print\/volume-11\/issue-23\/features\/high-costs-of-mask-sets-and-design-force-industry-change.html (2004)"},{"issue":"1","key":"403_CR14","doi-asserted-by":"crossref","first-page":"53","DOI":"10.1016\/j.micpro.2008.08.007","volume":"33","author":"H Dutta","year":"2009","unstructured":"Dutta, H., Kissler, D., Hannig, F., Kupriyanov, A., Teich, J., Pottier, B.: A holistic approach for tightly coupled reconfigurable parallel processors. Microprocess. Microsyst. 33(1), 53\u201362 (2009)","journal-title":"Microprocess. Microsyst."},{"key":"403_CR15","doi-asserted-by":"crossref","unstructured":"Dutta, S., Jensen, R., Rieckmann, A.: Viper: a multiprocessor SoC for advanced set-top box and digital TV systems. In: IEEE Design and Test of Computers, Sip., pp. 21\u201331 (2001)","DOI":"10.1109\/54.953269"},{"key":"403_CR16","unstructured":"Eker, J., Janneck, J.: Caltrop\u2014language report (draft). Technical memorandum, Electronics Research Lab, Department of Electrical Engineering and Computer Sciences, University of California at Berkeley California, Berkeley, CA 94720, USA (2002) http:\/\/www.gigascale.org\/caltrop"},{"key":"403_CR17","unstructured":"Feist, T.: WP416: Vivado design suite. white paper 1.1, Xilinx Inc (2012)"},{"key":"403_CR18","doi-asserted-by":"crossref","unstructured":"Fowers, J., Brown, G., Cooke, P., Stitt, G.: A performance and energy comparison of FPGAs, GPUs, and multicores for sliding-window applications. In: Proceedings of the ACM\/SIGDA International Symposium on Field Programmable Gate Arrays (FPGA), pp. 47\u201356 (2012)","DOI":"10.1145\/2145694.2145704"},{"key":"403_CR19","doi-asserted-by":"crossref","unstructured":"Franke, U., Rabe, C., Badino, H., Gehrig, S.: 6d-vision: fusion of stereo and motion for robust environment perception. In: Kropatsch, W., Sablatnig, R., Hanbury, A. (eds) Pattern Recognition, vol 3663 of Lecture Notes in Computer Science, pp. 216\u2013223. Springer, Berlin, Heidelberg (2005)","DOI":"10.1007\/11550518_27"},{"issue":"2","key":"403_CR20","doi-asserted-by":"crossref","first-page":"283","DOI":"10.1109\/TITS.2009.2018961","volume":"10","author":"J Ge","year":"2009","unstructured":"Ge, J., Luo, Y., Tei, G.: Real-time pedestrian detection and tracking at nighttime for driver-assistance systems. IEEE Trans. Intell. Transp. Syst. 10(2), 283\u2013298 (2009)","journal-title":"IEEE Trans. Intell. Transp. Syst."},{"key":"403_CR21","doi-asserted-by":"crossref","unstructured":"Gehrig, S., Eberli, F., Meyer, T.: A real-time low-power stereo vision engine using semi-global matching. In: Fritz, M., Schiele, B., Piater, J. (eds) Computer Vision Systems, vol 5815 of Lecture Notes in Computer Science, pp. 134\u2013143. Springer, Berlin, Heidelberg (2009)","DOI":"10.1007\/978-3-642-04667-4_14"},{"key":"403_CR22","doi-asserted-by":"crossref","unstructured":"Gokhale, M., Stone, J., Arnold, J., Kalinowski, M.: Stream-oriented fpga computing in the streams-c high level language. In: IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM), pp. 49\u201356 (2000)","DOI":"10.1109\/FPGA.2000.903392"},{"issue":"2","key":"403_CR23","doi-asserted-by":"crossref","first-page":"389","DOI":"10.1016\/j.patcog.2006.04.043","volume":"40","author":"MR Gupta","year":"2007","unstructured":"Gupta, M.R., Jacobson, N.P., Garcia, E.K.: OCR binarization and image pre-processing for searching historical documents. Pattern Recognit. 40(2), 389\u2013397 (2007)","journal-title":"Pattern Recognit."},{"key":"403_CR24","doi-asserted-by":"crossref","unstructured":"Henia, R., Hamann, A., Jersak, M., Racu, R., Richter, K., Ernst, R.: System level performance analysis - the symta\/s approach. In: IEE Proceedings Computers and Digital Techniques (2005)","DOI":"10.1049\/ip-cdt:20045088"},{"key":"403_CR25","unstructured":"Impulse Accelerated Technologies. Impulse C. http:\/\/www.impulseaccelerated.com (2013)"},{"issue":"1","key":"403_CR26","doi-asserted-by":"crossref","first-page":"14","DOI":"10.1186\/1687-3963-2006-072962","volume":"2006","author":"CT Johnston","year":"2006","unstructured":"Johnston, C.T., Bailey, D.G., Lyons, P.A.: visual environment for real-time image processing in hardware (VERTIPH). EURASIP J. Embedded Syst. 2006(1), 14 (2006)","journal-title":"EURASIP J. Embedded Syst."},{"key":"403_CR27","unstructured":"Kahn, G.: The semantics of a simple language for parallel programming. In: Rosenfeld, J.L. (ed) Information Processing \u201974: Proceedings of the IFIP Congress, pp. 471\u2013475. North-Holland, New York(1974)"},{"key":"403_CR28","doi-asserted-by":"crossref","unstructured":"Khan, J., Niar, S., Menhaj, A., Elhillali, Y., Dekeyser, J.: An MPSoC architecture for the multiple target tracking application in driver assistant system. In: International Conference on Application-Specific Systems, Architectures and Processors (ASAP), pp. 126\u2013131 (2008)","DOI":"10.1109\/ASAP.2008.4580166"},{"key":"403_CR29","doi-asserted-by":"crossref","first-page":"5","DOI":"10.1007\/s11265-008-0297-0","volume":"62","author":"S Kyo","year":"2011","unstructured":"Kyo, S., Okazaki, S.: IMAPCAR: a 100 GOPS in-vehicle vision processor based on 128 ring connected four-way VLIW processing elements. J. Signal Process. Syst. 62, 5\u201316 (2011)","journal-title":"J. Signal Process. Syst."},{"issue":"9","key":"403_CR30","doi-asserted-by":"crossref","first-page":"1235","DOI":"10.1109\/PROC.1987.13876","volume":"75","author":"EA Lee","year":"1987","unstructured":"Lee, E.A., Messerschmitt, D.G.: Synchronous data flow. Proc. IEEE. 75(9), 1235\u20131245 (1987)","journal-title":"Proc. IEEE."},{"key":"403_CR31","doi-asserted-by":"crossref","unstructured":"Leu, A., Aiteanu, D., Graser, A.: A novel stereo camera based collision warning system for automotive applications. In: IEEE International Symposium on Applied Computational Intelligence and Informatics (SACI), pp. 409\u2013414 (2011)","DOI":"10.1109\/SACI.2011.5873038"},{"issue":"4","key":"403_CR32","doi-asserted-by":"crossref","first-page":"18","DOI":"10.1109\/MDT.2009.83","volume":"26","author":"G Martin","year":"2009","unstructured":"Martin, G., Smith, G.: High-level synthesis: past, present, and future. Design Test Computers IEEE. 26(4), 18\u201325 (2009)","journal-title":"Design Test Computers IEEE."},{"key":"403_CR33","doi-asserted-by":"crossref","unstructured":"Maya-Rueda, S., Torres-Huitzil, C., Arias-Estrada, M.: A real-time fpga-based architecture for optical flow computation. In: IEEE International Workshop on Computer Architectures for Machine Perception, p. 8. IEEE (2003)","DOI":"10.1109\/CAMP.2003.1598166"},{"issue":"3","key":"403_CR34","doi-asserted-by":"crossref","first-page":"542","DOI":"10.1109\/TCAD.2007.911337","volume":"27","author":"H Nikolov","year":"2008","unstructured":"Nikolov, H., Stefanov, T., Deprettere, E.: Systematic and automated multiprocessor system design, programming, and implementation. IEEE Trans. Computer Aided Design Integr. Circuits Syst. 27(3), 542\u2013555 (2008)","journal-title":"IEEE Trans. Computer Aided Design Integr. Circuits Syst."},{"key":"403_CR35","doi-asserted-by":"crossref","first-page":"280","DOI":"10.4271\/2012-01-0939","volume":"5","author":"H Sahlbach","year":"2012","unstructured":"Sahlbach, H., Whitty, S., Ernst, R.: A flexible high-performance accelerator platform for automotive sensor applications. SAE Int. J. Passenger Cars: Electron. Electr. Syst. 5, 280\u2013291 (2012)","journal-title":"SAE Int. J. Passenger Cars: Electron. Electr. Syst."},{"key":"403_CR36","doi-asserted-by":"crossref","unstructured":"Sahlbach, H., Whitty, S., Ernst, R.: A high-performance dense block matching solution for automotive 6D-vision. In Proceedings of Design, Automation and Test in Europe (DATE) (2012)","DOI":"10.1109\/DATE.2012.6176475"},{"key":"403_CR37","doi-asserted-by":"crossref","unstructured":"Sahlbach, H., Wonneberger, S., Graf, T., Ernst, R.: Exploration of FPGA-based dense block matching for motion estimation and stereo vision on a single chip. In: Proceedings of IEEE Intelligent Vehicles Symposium (IV) (2013)","DOI":"10.1109\/IVS.2013.6629568"},{"key":"403_CR38","doi-asserted-by":"crossref","unstructured":"Sharma, S., Chen, W.: Using model-based design to accelerate FPGA development for automotive applications. In: SAE International Journal on Passenger Cars\u2014Electronics and Electrical Systems (2009)","DOI":"10.4271\/2009-01-0519"},{"key":"403_CR39","doi-asserted-by":"crossref","unstructured":"Stein, G.P., Rushinek, E., Hayun, G., Shashua, A.: A computer vision system on a chip: a case study from the automotive domain. In: Proceedings of IEEE Computer Society Conference on Computer Vision and Pattern Recognition (CVPRW) (2005)","DOI":"10.1109\/CVPR.2005.387"},{"key":"403_CR40","doi-asserted-by":"crossref","unstructured":"Stuijk, S., Basten, T., Geilen, M.C.W., Corporaal, H.: Multiprocessor resource allocation for throughput-constrained synchronous dataflow graphs. In: ACM\/IEEE Design Automation Conference, pp. 777\u2013782 (2007)","DOI":"10.1145\/1278480.1278674"},{"key":"403_CR41","doi-asserted-by":"crossref","unstructured":"Stuijk, S., Geilen, M., Basten, T.: SDF3: SDF For Free. In: Proceedings of 6th International Conference on Application of Concurrency to System Design (ACSD), pp. 276\u2013278. IEEE Computer Society Press, Los Alamitos (2006)","DOI":"10.1109\/ACSD.2006.23"},{"key":"403_CR42","unstructured":"Synopsys Inc. Synphony c compiler. http:\/\/www.synopsys.com (2013)"},{"key":"403_CR43","unstructured":"Synopsys Inc. System studio. http:\/\/www.synopsys.com (2013)"},{"key":"403_CR44","unstructured":"The MathWorks Inc. HDL coder. http:\/\/www.mathworks.de\/products\/hdl-coder\/ (2013)"},{"key":"403_CR45","doi-asserted-by":"crossref","unstructured":"Thiele, D., Ernst, R.: Optimizing performance analysis for synchronous dataflow graphs with shared resources. In: Proceedings of Design, Automation, and Test in Europe (DATE), Dresden, Germany (2012)","DOI":"10.1109\/DATE.2012.6176549"},{"key":"403_CR46","unstructured":"Thies, W.: Language and compiler support for stream programs. Ph.D. thesis, Massachusetts Institute of Technology, Cambridge (2009)"},{"key":"403_CR47","unstructured":"Voigtl\u00e4nder, P.: ADTF: framework for driver assistance and safety systems. ATZ, 2008\u20132009 (2008)"},{"key":"403_CR48","doi-asserted-by":"crossref","unstructured":"Wiggers, M., Bekooij, M., Smit, G.: Buffer capacity computation for throughput constrained streaming applications with data-dependent inter-task communication. In: Real-time and embedded technology and applications Symposium, 2008. RTAS \u201908. IEEE, pp. 183\u2013194 (2008)","DOI":"10.1109\/RTAS.2008.10"},{"key":"403_CR49","unstructured":"Xilinx Inc. System Generator for DSP. http:\/\/www.xilinx.com\/tools\/sysgen.htm (2013)"},{"key":"403_CR50","unstructured":"Xilinx Inc. Vivado HLS. http:\/\/www.xilinx.com (2013)"},{"key":"403_CR51","doi-asserted-by":"crossref","unstructured":"Zhang, C., Lenart, T., Svensson, H., Owall, V.: Design of coarse-grained dynamically reconfigurable architecture for DSP applications. In: International Conference on Reconfigurable Computing and FPGAs (ReConFig), pp. 338\u2013343 (2009)","DOI":"10.1109\/ReConFig.2009.49"}],"container-title":["Journal of Real-Time Image Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11554-014-0403-4\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11554-014-0403-4.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11554-014-0403-4","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11554-014-0403-4.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,8]],"date-time":"2019-08-08T05:31:17Z","timestamp":1565242277000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11554-014-0403-4"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,3,7]]},"references-count":51,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2017,6]]}},"alternative-id":["403"],"URL":"https:\/\/doi.org\/10.1007\/s11554-014-0403-4","relation":{},"ISSN":["1861-8200","1861-8219"],"issn-type":[{"value":"1861-8200","type":"print"},{"value":"1861-8219","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,3,7]]}}}