{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,17]],"date-time":"2026-01-17T11:14:07Z","timestamp":1768648447295,"version":"3.49.0"},"reference-count":40,"publisher":"Springer Science and Business Media LLC","issue":"4","license":[{"start":{"date-parts":[[2014,9,23]],"date-time":"2014-09-23T00:00:00Z","timestamp":1411430400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Real-Time Image Proc"],"published-print":{"date-parts":[[2016,12]]},"DOI":"10.1007\/s11554-014-0451-9","type":"journal-article","created":{"date-parts":[[2014,9,22]],"date-time":"2014-09-22T01:53:11Z","timestamp":1411350791000},"page":"763-774","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":8,"title":["NEROvideo: a general-purpose CNN-UM video processing system"],"prefix":"10.1007","volume":"12","author":[{"given":"Jens","family":"M\u00fcller","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jan","family":"M\u00fcller","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ronald","family":"Tetzlaff","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2014,9,23]]},"reference":[{"issue":"1","key":"451_CR1","doi-asserted-by":"crossref","first-page":"192","DOI":"10.1109\/JSSC.2007.909328","volume":"43","author":"AA Abbo","year":"2008","unstructured":"Abbo, A.A., Kleihorst, R.P., Choudhary, V., Sevat, L., Wielage, P., Mouy, S., Vermeulen, B., Heijligers, M.: Xetal-II: a 107 GOPS, 600 mW massively parallel processor for video scene analysis. Solid-State Circ. IEEE J. 43(1), 192\u2013201 (2008)","journal-title":"Solid-State Circ. IEEE J."},{"key":"451_CR2","unstructured":"Analog Devices Inc. 225 MHz, High Performance HDMI Transmitter with ARC: ADV7511 (2010). http:\/\/www.analog.de"},{"key":"451_CR3","volume-title":"Nonlinear signal processing: a statistical approach","author":"GR Arce","year":"2005","unstructured":"Arce, G.R.: Nonlinear signal processing: a statistical approach. Wiley, New Jersey (2005)"},{"key":"451_CR4","unstructured":"ARM Ltd. AMBA AXI Protocol Specification. http:\/\/www.arm.com\/ (2003)"},{"key":"451_CR5","unstructured":"Avnet Inc. DVI I\/O FMC Module Hardware Guide. http:\/\/www.avnet.com (2010)"},{"key":"451_CR6","doi-asserted-by":"crossref","unstructured":"Blug, A., Strohm, P., Carl, D., Hofler, H., Blug, B., Kailer, A.: On the potential of current CNN cameras for industrial surface inspection. In: Cellular Nanoscale Networks and Their Applications (CNNA), 2012 13th International Workshop on, IEEE, pp 1\u20136 (2012)","DOI":"10.1109\/CNNA.2012.6331412"},{"key":"451_CR7","doi-asserted-by":"publisher","unstructured":"Braunschweig, R., M\u00fcller, J., M\u00fcller, J., Tetzlaff, R.: NERO mastering 300k CNN cells. In: Circuit Theory and Design (ECCTD), 2013 European Conference on, pp. 1\u20134 (2013). doi: 10.1109\/ECCTD.2013.6662202","DOI":"10.1109\/ECCTD.2013.6662202"},{"key":"451_CR8","unstructured":"Butter, M., Leis, M., Sandtke, M., McLean, M., Lincoln, J., Wilson, A.: The Leverage Effect of Photonics Technologies: The European Perspective. Final Report, March 2011. Study prepared for the European Commission, DG Information Society and Media under reference SMART 2009\/0066 (2011)"},{"issue":"1","key":"451_CR9","doi-asserted-by":"publisher","first-page":"127","DOI":"10.1109\/JSSC.2008.2007158","volume":"44","author":"CC Cheng","year":"2009","unstructured":"Cheng, C.C., Lin, C.H., Li, C.T., Chen, L.G.: ivisual: An intelligent visual sensor soc with 2790 fps cmos image sensor and 205 gops\/w vision processor. Solid-State Circ., IEEE J. 44(1), 127\u2013135 (2009). doi: 10.1109\/JSSC.2008.2007158","journal-title":"Solid-State Circ., IEEE J."},{"issue":"10","key":"451_CR10","doi-asserted-by":"crossref","first-page":"1257","DOI":"10.1109\/31.7600","volume":"35","author":"LO Chua","year":"1988","unstructured":"Chua, L.O., Yang, L.: Cellular neural networks: theory. IEEE Trans. Circ. Syst. 35(10), 1257\u20131272 (1988)","journal-title":"IEEE Trans. Circ. Syst."},{"key":"451_CR11","doi-asserted-by":"publisher","first-page":"289","DOI":"10.1109\/81.224308","volume":"40","author":"LO Chua","year":"1993","unstructured":"Chua, L.O., Roska, T., Venetianer, P.L.: The CNN is universal as the Turing machine. IEEE Trans. Circ. Syst. I-Regular Papers 40, 289\u2013291 (1993). doi: 10.1109\/81.224308","journal-title":"IEEE Trans. Circ. Syst. I-Regular Papers"},{"issue":"10","key":"451_CR12","first-page":"559","volume":"42","author":"LO Chua","year":"1995","unstructured":"Chua, L.O., Hasler, M., Moschytz, G.S., Neirynck, J.: Autonomous cellular neural networks: A unified paradigm for pattern formation and active wave propagation. Circ. Syst. I: Fundam. Theory Appl., IEEE Trans. 42(10), 559\u2013577 (1995)","journal-title":"Circ. Syst. I: Fundam. Theory Appl., IEEE Trans."},{"issue":"5","key":"451_CR13","doi-asserted-by":"crossref","first-page":"354","DOI":"10.1109\/TCSII.2006.869916","volume":"53","author":"P Dudek","year":"2006","unstructured":"Dudek, P.: An asynchronous cellular logic network for trigger-wave image processing on fine-grain massively parallel arrays. IEEE Trans. Circ. Syst. II: Exp. Briefs 53(5), 354\u2013358 (2006)","journal-title":"IEEE Trans. Circ. Syst. II: Exp. Briefs"},{"issue":"1","key":"451_CR14","first-page":"13","volume":"52","author":"P Dudek","year":"2005","unstructured":"Dudek, P., Hicks, P.J.: A general-purpose processor-per-pixel analog SIMD vision chip. Circ. Syst. I: Regular Papers, IEEE Trans. 52(1), 13\u201320 (2005)","journal-title":"Circ. Syst. I: Regular Papers, IEEE Trans."},{"issue":"5\u20136","key":"451_CR15","doi-asserted-by":"crossref","first-page":"573","DOI":"10.1002\/cta.509","volume":"36","author":"P F\u00f6ldesy","year":"2008","unstructured":"F\u00f6ldesy, P., Zarandy, A., Rekeczky, C.: Configurable 3D-integrated focal-plane cellular sensor-processor array architecture. Int. J. Circ. Theory Appl. 36(5\u20136), 573\u2013588 (2008)","journal-title":"Int. J. Circ. Theory Appl."},{"key":"451_CR16","doi-asserted-by":"crossref","unstructured":"Hoefflinger, B.: Chips 2020. Springer (2012)","DOI":"10.1007\/978-3-642-23096-7"},{"key":"451_CR17","doi-asserted-by":"publisher","first-page":"589","DOI":"10.1147\/rd.494.0589","volume":"49","author":"JA Kahle","year":"2005","unstructured":"Kahle, J.A., Day, M.N., Hofstee, H.P., Johns, C.R., Maeurer, T.R., Shippy, D.J.: Introduction to the Cell multiprocessor. Ibm J. Res. Dev. 49, 589\u2013604 (2005). doi: 10.1147\/rd.494.0589","journal-title":"Ibm J. Res. Dev."},{"key":"451_CR18","unstructured":"Karacs, K, et al.: Software Library for Cellular Wave Computing Engines V. 3.1. Budapest, Hungary: MTA-SZTAKI and Pazmany University (2010)"},{"key":"451_CR19","doi-asserted-by":"crossref","unstructured":"Kayaer, K., Tavsanoglu, V.: A new approach to emulate CNN on FPGAs for real time video processing. In: Cellular Neural Networks and Their Applications, 2008. CNNA 2008. 11th International Workshop on, IEEE, pp 23\u201328 (2008)","DOI":"10.1109\/CNNA.2008.4588644"},{"key":"451_CR20","doi-asserted-by":"crossref","first-page":"103","DOI":"10.1145\/1296907.1296909","volume":"7","author":"D Kirk","year":"2007","unstructured":"Kirk, D.: NVIDIA CUDA software and GPU parallel computing architecture. ISMM 7, 103\u2013104 (2007)","journal-title":"ISMM"},{"issue":"2\u20133","key":"451_CR21","doi-asserted-by":"crossref","first-page":"89","DOI":"10.1002\/cta.191","volume":"30","author":"G Linan","year":"2002","unstructured":"Linan, G., Espejo, S., Dom\u00ednguez-Castro, R., Rodr\u00edguez-V\u00e1zquez, A.: ACE4k: An analog I\/O 64 $$\\times$$ \u00d7 64 visual microprocessor chip with 7-bit analog accuracy. Int. J. Circ. Theory Appl. 30(2\u20133), 89\u2013116 (2002)","journal-title":"Int. J. Circ. Theory Appl."},{"key":"451_CR22","doi-asserted-by":"crossref","unstructured":"Lopich, A., Dudek, P. A general-purpose vision processor with 160 $$\\times$$ \u00d7 80 pixel-parallel SIMD processor array. In: Custom Integrated Circuits Conference (CICC), 2013 IEEE, IEEE, pp 1\u20134 (2013)","DOI":"10.1109\/CICC.2013.6658542"},{"issue":"8","key":"451_CR23","doi-asserted-by":"crossref","first-page":"1290","DOI":"10.1016\/j.neucom.2010.07.025","volume":"74","author":"JJ Mart\u00ednez","year":"2011","unstructured":"Mart\u00ednez, J.J., Garrig\u00f3s, J., Toledo, J., Fern\u00e1ndez, E., Manuel Ferr\u00e1ndez, J.: Implementation of a CNN-based retinomorphic model on a high performance reconfigurable computer. Neurocomputing 74(8), 1290\u20131297 (2011)","journal-title":"Neurocomputing"},{"key":"451_CR24","doi-asserted-by":"crossref","unstructured":"M\u00fcller, J., M\u00fcller, J., Tetzlaff, R.: A new cellular nonlinear network emulation on FPGA for EEG signal processing in epilepsy. In: Proceedings of SPIE, vol 8068, p 80680M (2011)","DOI":"10.1117\/12.886766"},{"key":"451_CR25","doi-asserted-by":"publisher","unstructured":"M\u00fcller, J., Becker, R., M\u00fcller, J., Tetzlaff, R. CESAR: Emulating Cellular Networks on FPGA. In: Cellular Nanoscale Networks and Their Applications (CNNA), 2012 13th International Workshop on, pp 1\u20135, (2012). doi: 10.1109\/CNNA.2012.6331409","DOI":"10.1109\/CNNA.2012.6331409"},{"issue":"6","key":"451_CR26","doi-asserted-by":"publisher","first-page":"774","DOI":"10.1109\/TCSI.2003.812611","volume":"50","author":"Z Nagy","year":"2003","unstructured":"Nagy, Z., Szolgay, P.: Configurable multilayer CNN-UM emulator on FPGA. IEEE Trans. Circ. Syst. I: Fundam. Theory Appl. 50(6), 774\u2013778 (2003). doi: 10.1109\/TCSI.2003.812611","journal-title":"IEEE Trans. Circ. Syst. I: Fundam. Theory Appl."},{"issue":"015","key":"451_CR27","first-page":"401","volume":"23","author":"L Nicolosi","year":"2012","unstructured":"Nicolosi, L., Abt, F., Blug, A., Heider, A., Tetzlaff, R., H\u00f6fler, H.: A novel spatter detection algorithm based on typical cellular neural network operations for laser beam welding processes. Measur. Sci. Technol. 23(015), 401 (2012)","journal-title":"Measur. Sci. Technol."},{"key":"451_CR28","doi-asserted-by":"crossref","unstructured":"Nieto, A., Brea, V., Vilarino, D.: SIMD array on FPGA for B\/W image processing. In: Cellular Neural Networks and Their Applications. CNNA 2008. 11th International Workshop on, IEEE, pp 202\u2013207 (2008)","DOI":"10.1109\/CNNA.2008.4588678"},{"issue":"5","key":"451_CR29","doi-asserted-by":"publisher","first-page":"851","DOI":"10.1109\/TCSI.2004.827621","volume":"51","author":"A Rodriguez-Vazquez","year":"2004","unstructured":"Rodriguez-Vazquez, A., Linan-Cembrano, G., Carranza, L., Roca-Moreno, E., Carmona-Galan, R., Jimenez-Garrido, F., Dominguez-Castro, R., Meana, S.E.: ACE16k: the third generation of mixed-signal SIMD-CNN ACE chips toward VSoCs. IEEE Trans. Circ. Syst. I: Regular Papers 51(5), 851\u2013863 (2004). doi: 10.1109\/TCSI.2004.827621","journal-title":"IEEE Trans. Circ. Syst. I: Regular Papers"},{"key":"451_CR30","doi-asserted-by":"crossref","unstructured":"Rodriguez-Vazquez, A., Dominguez-Castro, R., Jimenez-Garrido, F., Morillas, S., Listan, J., Alba, L., Utrera, C., Espejo, S., Romay, R.: The Eye-RIS CMOS vision system. In: Casier, H., Steyaert, M., van Roermund, A.H.M. (eds.) Analog Circuit Design. Sensors, Actuators and Power Drivers; Integrated Power Amplifiers from Wireline to RF; Very High Frequency Front Ends, Springer, Internetausgabe, pp 15\u201332 (2008)","DOI":"10.1007\/978-1-4020-8263-4_2"},{"issue":"3","key":"451_CR31","doi-asserted-by":"crossref","first-page":"163","DOI":"10.1109\/82.222815","volume":"40","author":"T Roska","year":"1993","unstructured":"Roska, T., Chua, L.O.: The CNN universal machine: an analogic array computer. IEEE Trans. Circ. Syst. II: Analog Digital Signal Process. 40(3), 163\u2013173 (1993)","journal-title":"IEEE Trans. Circ. Syst. II: Analog Digital Signal Process."},{"key":"451_CR32","doi-asserted-by":"crossref","unstructured":"Steiner, G., Sobottka, S.B., Koch, E., Schackert, G., Kirsch, M.: Intraoperative imaging of cortical cerebral perfusion by time-resolved thermography and multivariate data analysis. J. Biomed. Optics 16(1):016, 001\u2013016,001 (2011)","DOI":"10.1117\/1.3528011"},{"issue":"5","key":"451_CR33","doi-asserted-by":"crossref","first-page":"278","DOI":"10.1109\/81.386161","volume":"42","author":"PL Venetianer","year":"1995","unstructured":"Venetianer, P.L., Werblin, F., Roska, T., Chua, L.O.: Analogic cnn algorithms for some image compression and restoration tasks. IEEE Trans. Circ. Syst. 1, Fundam. Theory Appl. 42(5), 278\u2013284 (1995)","journal-title":"IEEE Trans. Circ. Syst. 1, Fundam. Theory Appl."},{"key":"451_CR34","doi-asserted-by":"publisher","first-page":"589","DOI":"10.1002\/cta.507","volume":"36","author":"Z V\u00f6r\u00f6sh\u00e1zi","year":"2008","unstructured":"V\u00f6r\u00f6sh\u00e1zi, Z., Kiss, A., Nagy, Z., Szolgay, P.: Implementation of embedded emulated-digital CNN-UM global analogic programming unit on FPGA and its application. Int. J. Circ. Theory Appl. 36, 589\u2013603 (2008). doi: 10.1002\/cta.507","journal-title":"Int. J. Circ. Theory Appl."},{"key":"451_CR35","unstructured":"Xilinx Inc. LogiCORE IP AXI Video Direct Memory Access v3.01a. http:\/\/www.xilinx.com (2011)"},{"key":"451_CR36","unstructured":"Xilinx Inc. LogiCORE IP AXI DMA v6.03a. http:\/\/www.xilinx.com (2012)"},{"key":"451_CR37","unstructured":"Xilinx Inc. Zynq-7000 All Programmable SoC Overview. http:\/\/www.xilinx.com (2013)"},{"key":"451_CR38","doi-asserted-by":"publisher","unstructured":"Yildiz, N., Cesur, E., Tavsanoglu, V.: Demonstration of the Second Generation Real-time Cellular Neural Network Processor: RTCNNP-v2. In: Cellular Nanoscale Networks and Their Applications (CNNA), 2012 13th International Workshop on, pp 1\u20132 (2012). doi: 10.1109\/CNNA.2012.6331471","DOI":"10.1109\/CNNA.2012.6331471"},{"key":"451_CR39","doi-asserted-by":"crossref","unstructured":"Zar\u00e1ndy, \u00c1.: Focal-plane sensor-processor chips. Springer, Berlin (2011)","DOI":"10.1007\/978-1-4419-6475-5"},{"issue":"10","key":"451_CR40","doi-asserted-by":"crossref","first-page":"983","DOI":"10.1002\/cta.681","volume":"39","author":"\u00c1 Zar\u00e1ndy","year":"2011","unstructured":"Zar\u00e1ndy, \u00c1., Rekeczky, C.: 2D operators on topographic and non-topographic architectures\u2014implementation, efficiency analysis, and architecture selection methodology. Int. J. Circ. Theory Appl. 39(10), 983\u20131005 (2011)","journal-title":"Int. J. Circ. Theory Appl."}],"container-title":["Journal of Real-Time Image Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11554-014-0451-9.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11554-014-0451-9\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11554-014-0451-9.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11554-014-0451-9","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,15]],"date-time":"2019-08-15T07:01:33Z","timestamp":1565852493000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11554-014-0451-9"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,9,23]]},"references-count":40,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2016,12]]}},"alternative-id":["451"],"URL":"https:\/\/doi.org\/10.1007\/s11554-014-0451-9","relation":{},"ISSN":["1861-8200","1861-8219"],"issn-type":[{"value":"1861-8200","type":"print"},{"value":"1861-8219","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,9,23]]}}}