{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T18:30:36Z","timestamp":1761676236691,"version":"3.40.4"},"reference-count":45,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2014,10,16]],"date-time":"2014-10-16T00:00:00Z","timestamp":1413417600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Real-Time Image Proc"],"published-print":{"date-parts":[[2018,2]]},"DOI":"10.1007\/s11554-014-0460-8","type":"journal-article","created":{"date-parts":[[2014,10,15]],"date-time":"2014-10-15T11:30:54Z","timestamp":1413372654000},"page":"395-411","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":10,"title":["A dynamically reconfigurable architecture system for time-varying image constraints (DRASTIC) for motion JPEG"],"prefix":"10.1007","volume":"14","author":[{"given":"Yuebing","family":"Jiang","sequence":"first","affiliation":[]},{"given":"Marios S.","family":"Pattichis","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2014,10,16]]},"reference":[{"issue":"3","key":"460_CR1","doi-asserted-by":"crossref","first-page":"378","DOI":"10.1109\/TCSVT.2004.842620","volume":"15","author":"Y-W Huang","year":"2005","unstructured":"Huang, Y.-W., Hsieh, B.-Y., Chen, T.-C., Chen, L.-G.: Analysis, fast algorithm, and vlsi architecture design for h.264\/avc intra frame coder. IEEE Trans. Circuits Syst. Video Technol. 15(3), 378\u2013401 (2005)","journal-title":"IEEE Trans. Circuits Syst. Video Technol."},{"key":"460_CR2","doi-asserted-by":"crossref","unstructured":"Chen, L., Shashidhar, N., Liu, Q.: Scalable secure MJPEG video streaming. In: 2012 26th International Conference on Advanced Information Networking and Applications Workshops (WAINA), pp. 111\u2013115 (2012)","DOI":"10.1109\/WAINA.2012.163"},{"key":"460_CR3","doi-asserted-by":"crossref","unstructured":"Du, Q., Qin, H., Tang, J., Li, X.: Design of the arm based remote surveillance system. In: 2012 3rd International Conference on System Science, Engineering Design and Manufacturing Informatization (ICSEM), vol. 1, pp. 336\u2013338 (2012)","DOI":"10.1109\/ICSSEM.2012.6340742"},{"issue":"4","key":"460_CR4","doi-asserted-by":"crossref","first-page":"1211","DOI":"10.1109\/TCE.2012.6414987","volume":"58","author":"H-Y Ko","year":"2012","unstructured":"Ko, H.-Y., Lee, J.-H., Kim, J.-O.: Implementation and evaluation of fast mobile VNC systems. IEEE Trans. Consum. Electron. 58(4), 1211\u20131218 (2012)","journal-title":"IEEE Trans. Consum. Electron."},{"issue":"4","key":"460_CR5","doi-asserted-by":"crossref","first-page":"600","DOI":"10.1109\/TIP.2003.819861","volume":"13","author":"Z Wang","year":"2004","unstructured":"Wang, Z., Bovik, A., Sheikh, H., Simoncelli, E.: Image quality assessment: from error visibility to structural similarity. IEEE Trans. Image Process. 13(4), 600\u2013612 (2004)","journal-title":"IEEE Trans. Image Process."},{"key":"460_CR6","doi-asserted-by":"crossref","unstructured":"Jiang, Y., Pattichis, M.: Dynamically reconfigurable DCT architecture based on bitrate, power, and image quality considerations. In: 2012 International Conference on Image Processing, pp. 2465\u20132468 (2012)","DOI":"10.1109\/ICIP.2012.6467397"},{"key":"460_CR7","doi-asserted-by":"crossref","unstructured":"Jiang, Y., Pattichis, M.: A dynamically reconfigurable DCT architecture for maximum image quality subject to dynamic power and bitrate constraints. In: 2012 IEEE Southwest Symposium on Image Analysis and Interpretation (SSIAI), pp. 189\u2013192 (2012)","DOI":"10.1109\/SSIAI.2012.6202485"},{"key":"460_CR8","unstructured":"Xilinx, Inc.; Application Note: Virtex Series; XAPP151 (v1.7); \"Virtex Series Configuration Architecture User Guide\", Oct. 20, 2004; available from Xilinx, Inc., 2100 Logic Drive, San Jose, CA 95124; pp. 1\u201345"},{"issue":"1","key":"460_CR9","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/1596532.1596541","volume":"9","author":"J Huang","year":"2009","unstructured":"Huang, J., Parris, M., Lee, J., Demara, R.F.: Scalable FPGA-based architecture for DCT computation using dynamic partial reconfiguration. ACM Trans. Embed. Comput. Syst. 9(1), 1\u201318 (2009)","journal-title":"ACM Trans. Embed. Comput. Syst."},{"issue":"11","key":"460_CR10","doi-asserted-by":"crossref","first-page":"1623","DOI":"10.1109\/TCSVT.2009.2031464","volume":"19","author":"J Huang","year":"2009","unstructured":"Huang, J., Lee, J.: A self-reconfigurable platform for scalable DCT computation using compressed partial bitstreams and blockram prefetching. IEEE Trans. Circuits Syst. Video Technol. 19(11), 1623\u20131632 (2009)","journal-title":"IEEE Trans. Circuits Syst. Video Technol."},{"issue":"1","key":"460_CR11","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1109\/LES.2010.2080660","volume":"3","author":"J Huang","year":"2011","unstructured":"Huang, J., Lee, J.: Reconfigurable architecture for ZQDCT using computational complexity prediction and bitstream relocation. IEEE Embed. Syst. Lett. 3(1), 1\u20134 (2011)","journal-title":"IEEE Embed. Syst. Lett."},{"issue":"3","key":"460_CR12","doi-asserted-by":"crossref","first-page":"488","DOI":"10.1109\/TCSVT.2012.2210664","volume":"23","author":"D Llamocca","year":"2013","unstructured":"Llamocca, D., Pattichis, M.: A dynamically reconfigurable pixel processor system based on power\/energy-performance-accuracy optimization. IEEE Trans. Circuits Syst. Video Technol. 23(3), 488\u2013502 (2013)","journal-title":"IEEE Trans. Circuits Syst. Video Technol."},{"issue":"9","key":"460_CR13","doi-asserted-by":"crossref","first-page":"1191","DOI":"10.1109\/TCSVT.2008.928881","volume":"18","author":"C Kannangara","year":"2008","unstructured":"Kannangara, C., Richardson, I., Miller, A.J.: Computational complexity management of a real-time h.264\/avc encoder. IEEE Trans. Circuits Syst. Video Technol. 18(9), 1191\u20131200 (2008)","journal-title":"IEEE Trans. Circuits Syst. Video Technol."},{"issue":"5","key":"460_CR14","doi-asserted-by":"crossref","first-page":"645","DOI":"10.1109\/TCSVT.2005.846433","volume":"15","author":"Z He","year":"2005","unstructured":"He, Z., Liang, Y., Chen, L., Ahmad, I., Wu, D.: Power\u2013rate\u2013distortion analysis for wireless video communication under energy constraints. IEEE Trans. Circuits Syst. Video Technol. 15(5), 645\u2013658 (2005)","journal-title":"IEEE Trans. Circuits Syst. Video Technol."},{"issue":"5","key":"460_CR15","doi-asserted-by":"crossref","first-page":"596","DOI":"10.1109\/TCSVT.2008.918802","volume":"18","author":"Z He","year":"2008","unstructured":"He, Z., Cheng, W., Chen, X.: Energy minimization of portable video communication devices based on power\u2013rate\u2013distortion optimization. IEEE Trans. Circuits Syst. Video Technol. 18(5), 596\u2013608 (2008)","journal-title":"IEEE Trans. Circuits Syst. Video Technol."},{"issue":"7","key":"460_CR16","doi-asserted-by":"crossref","first-page":"957","DOI":"10.1109\/TCSVT.2011.2133750","volume":"21","author":"X Li","year":"2011","unstructured":"Li, X., Wien, M., Ohm, J.-R.: Rate\u2013complexity\u2013distortion optimization for hybrid video coding. IEEE Trans. Circuits Syst. Video Technol. 21(7), 957\u2013970 (2011)","journal-title":"IEEE Trans. Circuits Syst. Video Technol."},{"issue":"2","key":"460_CR17","doi-asserted-by":"crossref","first-page":"158","DOI":"10.1109\/76.388064","volume":"5","author":"A Madisetti","year":"1995","unstructured":"Madisetti, A., Jr Willson, A.N.: A 100 MHz 2-d 8\u00a0\u00d7\u00a08 DCT\/IDCT processor for HDTV applications. IEEE Trans. Circuits Syst. Video Technol. 5(2), 158\u2013165 (1995)","journal-title":"IEEE Trans. Circuits Syst. Video Technol."},{"issue":"3","key":"460_CR18","doi-asserted-by":"crossref","first-page":"459","DOI":"10.1109\/76.585925","volume":"7","author":"Y-P Lee","year":"1997","unstructured":"Lee, Y.-P., Chen, T.-H., Chen, L.-G., Chen, M.-J., Ku, C.-W.: A cost-effective architecture for 8\u00a0\u00d7\u00a08 two-dimensional DCT\/IDCT using direct method. IEEE Trans. Circuits Syst. Video Technol. 7(3), 459\u2013467 (1997)","journal-title":"IEEE Trans. Circuits Syst. Video Technol."},{"issue":"3","key":"460_CR19","doi-asserted-by":"crossref","first-page":"515","DOI":"10.1109\/30.793535","volume":"45","author":"S-F Hsiao","year":"1999","unstructured":"Hsiao, S.-F., Shiue, W.-R., Tseng, J.-M.: A cost-efficient and fully-pipelinable architecture for DCT\/IDCT. IEEE Trans. Consum. Electron. 45(3), 515\u2013525 (1999)","journal-title":"IEEE Trans. Consum. Electron."},{"key":"460_CR20","doi-asserted-by":"crossref","unstructured":"Cheng, K.-H., Huang, C.-S., Lin, C.-P.: The design and implementation of DCT\/IDCT chip with novel architecture. In: The 2000 IEEE International Symposium on Circuits and Systems, 2000. Proceedings ISCAS 2000 Geneva, vol. 4, pp. 741\u2013744 (2000)","DOI":"10.1109\/ISCAS.2000.858858"},{"issue":"5","key":"460_CR21","doi-asserted-by":"crossref","first-page":"400","DOI":"10.1049\/ip-vis:20000471","volume":"147","author":"S-F Hsiao","year":"2000","unstructured":"Hsiao, S.-F., Shiue, W.-R., Tseng, J.-M.: Design and implementation of a novel linear-array DCT\/IDCT processor with complexity of order log2n. IEE Proc. Vis. Image Signal Process. 147(5), 400\u2013408 (2000)","journal-title":"IEE Proc. Vis. Image Signal Process."},{"key":"460_CR22","doi-asserted-by":"crossref","unstructured":"Agostini, L., Silva, I., Bampi, S.: Pipelined fast 2d DCT architecture for JPEG image compression. In: 14th Symposium on Integrated Circuits and Systems Design, pp. 226\u2013231 (2001)","DOI":"10.1109\/SBCCI.2001.953032"},{"key":"460_CR23","doi-asserted-by":"crossref","unstructured":"Kusuma, E., Widodo, T.L Fpga implementation of pipelined 2d-DCT and quantization architecture for JPEG image compression. In: 2010 International Symposium in Information Technology (ITSim), June 2010, vol. 1, pp. 1\u20136 (2010)","DOI":"10.1109\/ITSIM.2010.5561411"},{"issue":"9","key":"460_CR24","doi-asserted-by":"crossref","first-page":"1004","DOI":"10.1109\/TCOM.1977.1093941","volume":"25","author":"W-H Chen","year":"1997","unstructured":"Chen, W.-H., Smith, C., Fralick, S.: A fast computational algorithm for the discrete cosine transform. IEEE Trans. Commun. 25(9), 1004\u20131009 (1997)","journal-title":"IEEE Trans. Commun."},{"issue":"5","key":"460_CR25","doi-asserted-by":"crossref","first-page":"740","DOI":"10.1109\/4.841502","volume":"35","author":"T Xanthopoulos","year":"2000","unstructured":"Xanthopoulos, T., Chandrakasan, A.: A low-power DCT core using adaptive bitwidth and arithmetic activity exploiting signal correlations and quantization. IEEE J. Solid-State Circuits 35(5), 740\u2013750 (2000)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"460_CR26","doi-asserted-by":"crossref","unstructured":"Kim, D.W., Kwon, T.W., Seo, J.M., Yu, J.K., Lee, S.K., Suk, J.H., Choi, J.R.: A compatible DCT\/IDCT architecture using hardwired distributed arithmetic. In: The 2001 IEEE International Symposium on Circuits and Systems, ISCAS 2001, May 2001, vol. 2, pp. 457\u2013460 (2001)","DOI":"10.1109\/ISCAS.2001.921106"},{"issue":"9","key":"460_CR27","doi-asserted-by":"crossref","first-page":"985","DOI":"10.1109\/12.954513","volume":"50","author":"S Yu","year":"2001","unstructured":"Yu, S., Swartziander, J.: DCT implementation with distributed arithmetic. IEEE Trans. Comput. 50(9), 985\u2013991 (2001)","journal-title":"IEEE Trans. Comput."},{"key":"460_CR28","doi-asserted-by":"crossref","unstructured":"Chungan, P., Xixin, C., Dunshan, Y., Xing, Z.: A 250 MHz optimized distributed architecture of 2d 8\u00a0\u00d7\u00a08 DCT. In: 7th International Conference on ASIC. ASICON \u201907, Oct 2007, pp. 189\u2013192 (2007)","DOI":"10.1109\/ICASIC.2007.4415599"},{"key":"460_CR29","doi-asserted-by":"crossref","unstructured":"Lim, H., Yim, C., Swartzlander, Jr., E.E.: Finite word-length effects of an unified systolic array for 2-d DCT\/IDCT. In: Proceedings of International Conference on Application Specific Systems, Architectures and Processors. ASAP 96, Aug 1996, pp. 35\u201344 (1996)","DOI":"10.1109\/ASAP.1996.542799"},{"issue":"6","key":"460_CR30","doi-asserted-by":"crossref","first-page":"1125","DOI":"10.1109\/TCSI.2005.849109","volume":"52","author":"D Chiper","year":"2005","unstructured":"Chiper, D., Swamy, M., Ahmad, M., Stouraitis, T.: Systolic algorithms and a memory-based design approach for a unified architecture for the computation of DCT\/DST\/IDCT\/IDST. IEEE Trans. Circuits Syst. I: Reg. Papers 52(6), 1125\u20131137 (2005)","journal-title":"IEEE Trans. Circuits Syst. I: Reg. Papers"},{"issue":"9","key":"460_CR31","doi-asserted-by":"crossref","first-page":"1041","DOI":"10.1109\/TCSVT.2006.880191","volume":"16","author":"P Meher","year":"2006","unstructured":"Meher, P.: Systolic designs for DCT using a low-complexity concurrent convolutional formulation. IEEE Trans. Circuits Syst. Video Technol. 16(9), 1041\u20131050 (2006)","journal-title":"IEEE Trans. Circuits Syst. Video Technol."},{"issue":"1","key":"460_CR32","doi-asserted-by":"crossref","first-page":"331","DOI":"10.1109\/78.365320","volume":"43","author":"YH Hu","year":"1995","unstructured":"Hu, Y.H., Wu, Z.: An efficient cordic array structure for the implementation of discrete cosine transform. IEEE Trans. Signal Process. 43(1), 331\u2013336 (1995)","journal-title":"IEEE Trans. Signal Process."},{"issue":"1","key":"460_CR33","doi-asserted-by":"crossref","first-page":"160","DOI":"10.1109\/78.972492","volume":"50","author":"S Yu","year":"2002","unstructured":"Yu, S., Jr Swartzlander, E.E.: A scaled DCT architecture with the cordic algorithm. IEEE Trans. Signal Process. 50(1), 160\u2013167 (2002)","journal-title":"IEEE Trans. Signal Process."},{"issue":"4","key":"460_CR34","doi-asserted-by":"crossref","first-page":"416","DOI":"10.1109\/TCSVT.2004.825542","volume":"14","author":"J-I Guo","year":"2004","unstructured":"Guo, J.-I., Ju, R.-C., Chen, J.-W.: An efficient 2-d DCT\/IDCT core design using cyclic convolution and adder-based realization. IEEE Trans. Circuits Syst. Video Technol. 14(4), 416\u2013428 (2004)","journal-title":"IEEE Trans. Circuits Syst. Video Technol."},{"issue":"6","key":"460_CR35","doi-asserted-by":"crossref","first-page":"915","DOI":"10.1109\/TCSVT.2011.2181232","volume":"22","author":"A Madanayake","year":"2012","unstructured":"Madanayake, A., Cintra, R., Onen, D., Dimitrov, V., Rajapaksha, N., Bruton, L., Edirisuriya, A.: A row-parallel 8\u00a0\u00d7\u00a08 2-d DCT architecture using algebraic integer-based exact computation. IEEE Trans. Circuits Syst. Video Technol. 22(6), 915\u2013929 (2012)","journal-title":"IEEE Trans. Circuits Syst. Video Technol."},{"issue":"2","key":"460_CR36","doi-asserted-by":"crossref","first-page":"335","DOI":"10.1109\/TIP.2009.2034992","volume":"19","author":"K Seshadrinathan","year":"2010","unstructured":"Seshadrinathan, K., Bovik, A.: Motion tuned spatio-temporal quality assessment of natural videos. IEEE Trans. Image Process. 19(2), 335\u2013350 (2010)","journal-title":"IEEE Trans. Image Process."},{"issue":"6","key":"460_CR37","doi-asserted-by":"crossref","first-page":"1427","DOI":"10.1109\/TIP.2010.2042111","volume":"19","author":"K Seshadrinathan","year":"2010","unstructured":"Seshadrinathan, K., Soundararajan, R., Bovik, A., Cormack, L.: Study of subjective and objective quality assessment of video. IEEE Trans. Image Process. 19(6), 1427\u20131441 (2010)","journal-title":"IEEE Trans. Image Process."},{"key":"460_CR38","doi-asserted-by":"crossref","unstructured":"Seshadrinathan, K., Soundararajan, R., Bovik, A.C., Cormack, L.K.: A subjective study to evaluate video quality assessment algorithms. In: SPIE Proceedings Human Vision and Electronic Imaging, Jan 2010 (2010)","DOI":"10.1117\/12.845382"},{"key":"460_CR39","doi-asserted-by":"crossref","unstructured":"Ou, Y.-F., Ma, Z., Wang, Y.: Modeling the impact of frame rate and quantization stepsizes and their temporal variations on perceptual video quality: a review of recent works. In: 2010 44th Annual Conference on Information Sciences and Systems (CISS), pp. 1\u20136 (2010)","DOI":"10.1109\/CISS.2010.5464878"},{"key":"460_CR40","unstructured":"Hsieh, C.-H.: A zonal JPEG. In: International Conference on Information Technology: Coding and Computing. ITCC 2005, April 2005, vol. 2, pp. 756\u2013757 (2005)"},{"issue":"5","key":"460_CR41","doi-asserted-by":"crossref","first-page":"787","DOI":"10.1109\/TVLSI.2009.2016839","volume":"18","author":"J Park","year":"2010","unstructured":"Park, J., Choi, J.H., Roy, K.: Dynamic bit-width adaptation in DCT: an approach to trade off image quality and computation energy. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 18(5), 787\u2013793 (2010)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"issue":"11","key":"460_CR42","doi-asserted-by":"crossref","first-page":"3440","DOI":"10.1109\/TIP.2006.881959","volume":"15","author":"H Sheikh","year":"2006","unstructured":"Sheikh, H., Sabir, M., Bovik, A.: A statistical evaluation of recent full reference image quality assessment algorithms. IEEE Trans. Image Process. 15(11), 3440\u20133451 (2006)","journal-title":"IEEE Trans. Image Process."},{"key":"460_CR43","unstructured":"Seeling, P., Reisslein, M.: Video transport evaluation with h.264 video traces\u201d, IEEE Commun. Surv. Tutor. 14(4):1142\u20131165 [Online] (2011). http:\/\/trace.eas.asu.edu\/yuv\/"},{"key":"460_CR44","doi-asserted-by":"crossref","unstructured":"Tumeo, A., Monchiero, M., Palermo, G., Ferrandi, F., Sciuto, D.: A pipelined fast 2d-DCT accelerator for fpga-based socs. In: IEEE Computer Society Annual Symposium on VLSI. ISVLSI \u201907, March 2007, pp. 331\u2013336 (2007)","DOI":"10.1109\/ISVLSI.2007.13"},{"key":"460_CR45","doi-asserted-by":"crossref","unstructured":"Sharma, V., Mahapatra, K., Pati, U.: An efficient distributed arithmetic based vlsi architecture for DCT. In: 2011 International Conference on Devices and Communications (ICDeCom), Feb 2011, pp. 1\u20135 (2011)","DOI":"10.1109\/ICDECOM.2011.5738484"}],"container-title":["Journal of Real-Time Image Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11554-014-0460-8\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11554-014-0460-8.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11554-014-0460-8","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11554-014-0460-8.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,5]],"date-time":"2025-05-05T04:34:36Z","timestamp":1746419676000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11554-014-0460-8"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,10,16]]},"references-count":45,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2018,2]]}},"alternative-id":["460"],"URL":"https:\/\/doi.org\/10.1007\/s11554-014-0460-8","relation":{},"ISSN":["1861-8200","1861-8219"],"issn-type":[{"type":"print","value":"1861-8200"},{"type":"electronic","value":"1861-8219"}],"subject":[],"published":{"date-parts":[[2014,10,16]]}}}