{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,8,30]],"date-time":"2023-08-30T20:54:54Z","timestamp":1693428894880},"reference-count":43,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2014,12,30]],"date-time":"2014-12-30T00:00:00Z","timestamp":1419897600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Real-Time Image Proc"],"published-print":{"date-parts":[[2018,8]]},"DOI":"10.1007\/s11554-014-0481-3","type":"journal-article","created":{"date-parts":[[2014,12,29]],"date-time":"2014-12-29T14:37:34Z","timestamp":1419863854000},"page":"279-296","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":4,"title":["New access modes of parallel memory subsystem for sub-pixel motion estimation"],"prefix":"10.1007","volume":"15","author":[{"given":"Radomir","family":"Jakovljevi\u0107","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Aleksandar","family":"Beri\u0107","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Edwin","family":"van Dalen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dragan","family":"Mili\u0107ev","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2014,12,30]]},"reference":[{"key":"481_CR1","volume-title":"Digital video post processing","author":"G Haan de","year":"2010","unstructured":"de Haan, G.: Digital video post processing. Royal Philips Electronics, Eindhoven (2010)"},{"issue":"7","key":"481_CR2","doi-asserted-by":"crossref","first-page":"560","DOI":"10.1109\/TCSVT.2003.815165","volume":"13","author":"T Wiegand","year":"2003","unstructured":"Wiegand, T., Sullivan, G., Bjontegaard, G., Luthra, A.: Overview of the H.264\/AVC video coding standard. Circuits Syst. Video Technol. IEEE Trans. 13(7), 560\u2013576 (2003)","journal-title":"Circuits Syst. Video Technol. IEEE Trans."},{"issue":"10","key":"481_CR3","doi-asserted-by":"crossref","first-page":"1390","DOI":"10.1109\/TCSVT.2011.2162689","volume":"21","author":"G Puglisi","year":"2011","unstructured":"Puglisi, G., Battiato, S.: A robust image alignment algorithm for video stabilization purposes. Circuits Syst. Video Technol. IEEE Trans. 21(10), 1390\u20131400 (2011)","journal-title":"Circuits Syst. Video Technol. IEEE Trans."},{"key":"481_CR4","volume-title":"Computational photography: methods and applications","author":"R Lukac","year":"2010","unstructured":"Lukac, R.: Computational photography: methods and applications, 1st edn. CRC Press Inc, Boca Raton (2010)","edition":"1"},{"issue":"1","key":"481_CR5","doi-asserted-by":"crossref","first-page":"81","DOI":"10.1109\/MC.2010.16","volume":"43","author":"M Woh","year":"2010","unstructured":"Woh, M., Mahlke, S., Mudge, T., Chakrabarti, C.: Mobile supercomputers for the next-generation cell phone. Computer 43(1), 81\u201385 (2010)","journal-title":"Computer"},{"issue":"3","key":"481_CR6","doi-asserted-by":"crossref","first-page":"157","DOI":"10.1109\/TMM.2010.2041099","volume":"12","author":"W Hwangbo","year":"2010","unstructured":"Hwangbo, W., Kyung, C.-M.: A multitransform architecture for H.264\/AVC high-profile coders. Multimed. IEEE Trans. 12(3), 157\u2013167 (2010)","journal-title":"Multimed. IEEE Trans."},{"issue":"6","key":"481_CR7","doi-asserted-by":"crossref","first-page":"36","DOI":"10.1109\/MM.2003.1261385","volume":"23","author":"C Kozyrakis","year":"2003","unstructured":"Kozyrakis, C., Patterson, D.: Scalable, vector processors for embedded systems. Micro IEEE 23(6), 36\u201345 (2003)","journal-title":"Micro IEEE"},{"key":"481_CR8","volume-title":"Computer architecture: a quantitative approach","author":"J Hennessy","year":"2011","unstructured":"Hennessy, J., Patterson, D.: Computer architecture: a quantitative approach. Morgan Kaufmann Publishers Inc., Burlington (2011)"},{"issue":"5","key":"481_CR9","doi-asserted-by":"crossref","first-page":"609","DOI":"10.1109\/TCSVT.2005.846430","volume":"15","author":"K Denolf","year":"2005","unstructured":"Denolf, K., De Vleeschouwer, C., Turney, R., Lafruit, G., Bormans, J.: Memory centric design of an MPEG-4 video encoder. Circuits Syst. Video Technol. IEEE Trans. 15(5), 609\u2013619 (2005)","journal-title":"Circuits Syst. Video Technol. IEEE Trans."},{"key":"481_CR10","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4757-2849-1","volume-title":"Custom memory management methodology: exploration of memory organisation for embedded multimedia system design","author":"F Catthoor","year":"1998","unstructured":"Catthoor, F., Greef, E.D., Suytack, S.: Custom memory management methodology: exploration of memory organisation for embedded multimedia system design. Kluwer Academic Publishers, Norwell (1998)"},{"key":"481_CR11","doi-asserted-by":"crossref","unstructured":"Di Salvo, R., Pino, C.: Image and video processing on GPU: implementation scheme, applications and future directions. In: Advances in Mechanical and Electronic Engineering. Springer, Berlin, pp. 375\u2013382 (2013)","DOI":"10.1007\/978-3-642-31528-2_59"},{"issue":"1","key":"481_CR12","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1186\/1687-6180-2013-118","volume":"2013","author":"D Gonz\u00e1lez","year":"2013","unstructured":"Gonz\u00e1lez, D., Botella, G., Garc\u00eda, C., Prieto, M., Tirado, F.: Acceleration of block-matching algorithms using a custom instruction-based paradigm on a Nios II microprocessor. EURASIP J. Adv. Signal Process. 2013(1), 1\u201320 (2013)","journal-title":"EURASIP J. Adv. Signal Process."},{"key":"481_CR13","doi-asserted-by":"crossref","unstructured":"Nguyen, A.H., Pickering, M.R., Lambert, A.: The FPGA implementation of a one-bit-per-pixel image registration algorithm. J. Real Time Image Process 1\u201317(2014)","DOI":"10.1109\/ReConFig.2014.7032559"},{"issue":"3","key":"481_CR14","doi-asserted-by":"crossref","first-page":"1053","DOI":"10.1109\/TCE.2007.4341585","volume":"53","author":"D xiao Li","year":"2007","unstructured":"xiao Li, D., Zheng, W., Zhang, M.: Architecture design for H.264\/AVC integer motion estimation with minimum memory bandwidth. Consumer Electron. IEEE Trans. 53(3), 1053\u20131060 (2007)","journal-title":"Consumer Electron. IEEE Trans."},{"issue":"2","key":"481_CR15","doi-asserted-by":"crossref","first-page":"794","DOI":"10.1109\/TCE.2011.5955224","volume":"57","author":"H Ho","year":"2011","unstructured":"Ho, H., Klepko, R., Ninh, N., Wang, D.: A high performance hardware architecture for multi-frame hierarchical motion estimation. Consumer Electron. IEEE Trans. 57(2), 794\u2013801 (2011)","journal-title":"Consumer Electron. IEEE Trans."},{"issue":"5","key":"481_CR16","doi-asserted-by":"crossref","first-page":"802","DOI":"10.1109\/TCSVT.2012.2223791","volume":"23","author":"G Pastuszak","year":"2013","unstructured":"Pastuszak, G., Jakubowski, M.: Adaptive computationally scalable motion estimation for the hardware H.264\/AVC encoder. Circuits Syst. Video Technol. IEEE Trans. 23(5), 802\u2013812 (2013)","journal-title":"Circuits Syst. Video Technol. IEEE Trans."},{"key":"481_CR17","doi-asserted-by":"crossref","unstructured":"Pastuszak, G., Trochimiuk, M.: Architecture design of the high-throughput compensator and interpolator for the H.265\/HEVC encoder. J. Real Time Image Process. 1\u201311 (2014)","DOI":"10.1007\/s11554-014-0422-1"},{"key":"481_CR18","doi-asserted-by":"crossref","unstructured":"Chor, B., Leiserson, C.E., Rivest, R.L.: An application of number theory to the organization of raster-graphics memory. In: Foundations of Computer Science, 1982. SFCS \u201908. 23rd Annual Symposium, pp. 92\u201399 (1982)","DOI":"10.1109\/SFCS.1982.10"},{"issue":"12","key":"481_CR19","doi-asserted-by":"crossref","first-page":"1566","DOI":"10.1109\/T-C.1971.223171","volume":"100","author":"P Budnik","year":"1971","unstructured":"Budnik, P., Kuck, D.: The organization and use of parallel memories. Comput. IEEE Trans. 100(12), 1566\u20131569 (1971)","journal-title":"Comput. IEEE Trans."},{"issue":"5","key":"481_CR20","doi-asserted-by":"crossref","first-page":"435","DOI":"10.1109\/TC.1982.1676020","volume":"31","author":"D Lawrie","year":"1982","unstructured":"Lawrie, D., Vora, C.: The prime memory system for array access. Comput. IEEE Trans. 31(5), 435\u2013442 (1982)","journal-title":"Comput. IEEE Trans."},{"key":"481_CR21","doi-asserted-by":"crossref","unstructured":"Lee, D.: Scrambled storage for parallel memory systems. In: Computer Architecture, 1988. Conference Proceedings. 15th Annual International Symposium, pp. 232\u2013239 (1988)","DOI":"10.1109\/ISCA.1988.5233"},{"issue":"3","key":"481_CR22","doi-asserted-by":"crossref","first-page":"316","DOI":"10.1109\/71.914779","volume":"12","author":"JW Park","year":"2001","unstructured":"Park, J.W.: An efficient buffer memory system for subarray access. Parallel Distrib. Syst. IEEE Trans. 12(3), 316\u2013335 (2001)","journal-title":"Parallel Distrib. Syst. IEEE Trans."},{"key":"481_CR23","doi-asserted-by":"crossref","unstructured":"Stolberg, H.J., Berekovic, M., Friebe, L., Moch, S., Flugel, S., Mao, X., Kulaczewski, M., Klussmann, H., Pirsch, P.: HiBRID-SoC: a multi-core system-on-chip architecture for multimedia signal processing applications. In: Design, Automation and Test in Europe Conference and Exhibition, pp. 8\u201313 (2003)","DOI":"10.1109\/DATE.2003.1253797"},{"key":"481_CR24","doi-asserted-by":"publisher","unstructured":"Liu, C., Yan, X., Qin, X.: An optimized linear skewing interleave scheme for on-chip multi-access memory systems. In: Proceedings of the 17th ACM Great Lakes symposium on VLSI, ser. GLSVLSI \u201907. ACM, New York, pp. 8\u201313 (2007) (Online). doi: 10.1145\/1228784.1228793","DOI":"10.1145\/1228784.1228793"},{"issue":"6","key":"481_CR25","doi-asserted-by":"crossref","first-page":"602","DOI":"10.1587\/elex.9.602","volume":"9","author":"S Liu","year":"2012","unstructured":"Liu, S., Chen, S., Chen, H., Guo, Y.: A novel parallel memory organization supporting multiple access types with matched memory modules. IEICE Electron. Express 9(6), 602\u2013608 (2012)","journal-title":"IEICE Electron. Express"},{"issue":"2","key":"481_CR26","doi-asserted-by":"crossref","first-page":"215","DOI":"10.1007\/s11265-005-4962-2","volume":"40","author":"JK Tanskanen","year":"2005","unstructured":"Tanskanen, J.K., Creutzburg, R., Niittylahti, J.T.: On design of parallel memory access schemes for video coding. J. VLSI Signal Process. Syst. 40(2), 215\u2013237 (2005)","journal-title":"J. VLSI Signal Process. Syst."},{"key":"481_CR27","doi-asserted-by":"crossref","unstructured":"Aho, E., Vanne, J., Hamalainen, T.: Parallel memory architecture for arbitrary stride accesses. In: Design and Diagnostics of Electronic Circuits and systems, IEEE, pp. 63\u201368 (2006)","DOI":"10.1109\/DDECS.2006.1649572"},{"issue":"2","key":"481_CR28","doi-asserted-by":"crossref","first-page":"315","DOI":"10.1109\/TMM.2005.864345","volume":"8","author":"G Kuzmanov","year":"2006","unstructured":"Kuzmanov, G., Gaydadjiev, G., Vassiliadis, S.: Multimedia rectangularly addressable memory. Multimed. IEEE Trans. 8(2), 315\u2013322 (2006)","journal-title":"Multimed. IEEE Trans."},{"key":"481_CR29","doi-asserted-by":"crossref","first-page":"1644","DOI":"10.1631\/jzus.A0820052","volume":"9","author":"J-Y Peng","year":"2008","unstructured":"Peng, J.-Y., Yan, X.-L., Li, D.-X., Chen, L.-Z.: A parallel memory architecture for video coding. J. Zhejiang Univ. Sci. A 9, 1644\u20131655 (2008)","journal-title":"J. Zhejiang Univ. Sci. A"},{"issue":"4","key":"481_CR30","doi-asserted-by":"crossref","first-page":"538","DOI":"10.1109\/TCSVT.2008.918273","volume":"18","author":"J Vanne","year":"2008","unstructured":"Vanne, J., Aho, E., Hamalainen, T., Kuusilinna, K.: A parallel memory system for variable block-size motion estimation algorithms. Circuits Syst. Video Technol. IEEE Trans. 18(4), 538\u2013543 (2008)","journal-title":"Circuits Syst. Video Technol. IEEE Trans."},{"issue":"6","key":"481_CR31","doi-asserted-by":"crossref","first-page":"762","DOI":"10.1109\/TC.2010.48","volume":"59","author":"G Lentaris","year":"2010","unstructured":"Lentaris, G., Reisis, D.: A graphics parallel memory organization exploiting request correlations. Comput. IEEE Trans. 59(6), 762\u2013775 (2010)","journal-title":"Comput. IEEE Trans."},{"issue":"12","key":"481_CR32","doi-asserted-by":"crossref","first-page":"1769","DOI":"10.1109\/TCSVT.2011.2130250","volume":"21","author":"W-Y Lo","year":"2011","unstructured":"Lo, W.-Y., Lun, D., Siu, W.-C., Wang, W., Song, J.: Improved SIMD architecture for high performance video processors. Circuits Syst. Video Technol. IEEE Trans. 21(12), 1769\u20131783 (2011)","journal-title":"Circuits Syst. Video Technol. IEEE Trans."},{"issue":"4","key":"481_CR33","doi-asserted-by":"crossref","first-page":"439","DOI":"10.1109\/TCSVT.2008.918775","volume":"18","author":"A Beric","year":"2008","unstructured":"Beric, A., van Meerbergen, J., de Haan, G., Sethuraman, R.: Memory-centric video processing. Circuits Syst. Video Technol. IEEE Trans. 18(4), 439\u2013452 (2008)","journal-title":"Circuits Syst. Video Technol. IEEE Trans."},{"key":"481_CR34","doi-asserted-by":"crossref","unstructured":"Kelly, F., Kokaram, A.: Fast image interpolation for motion estimation using graphics hardware. In: Electronic Imaging. International Society for Optics and Photonics, pp. 184\u2013194 (2004)","DOI":"10.1117\/12.526400"},{"key":"481_CR35","doi-asserted-by":"crossref","unstructured":"Gupta, P., Korada, R.: Novel algorithm to reduce the complexity of quarter-pixel motion estimation. In: Electronic Imaging. International Society for Optics and Photonics, pp. 31\u201336 (2004)","DOI":"10.1117\/12.532336"},{"key":"481_CR36","doi-asserted-by":"crossref","unstructured":"Tsung, P.K., Chen, W.Y., Ding, L.F., Tsai, C.Y., Chuang, T.D., Chen, L.G.: Single-iteration full-search fractional motion estimation for quad full HD H.264\/AVC encoding. In: Multimedia and Expo, 2009. ICME 2009. IEEE International Conference, pp. 9\u201312 (2009)","DOI":"10.1109\/ICME.2009.5202423"},{"issue":"3","key":"481_CR37","doi-asserted-by":"crossref","first-page":"229","DOI":"10.1016\/0923-5965(94)90027-2","volume":"6","author":"G Haan de","year":"1994","unstructured":"de Haan, G., Biezen, P.W.: Sub-pixel motion estimation with 3-D recursive search block-matching. Signal Process. Image Commun. 6(3), 229\u2013239 (1994)","journal-title":"Signal Process. Image Commun."},{"key":"481_CR38","unstructured":"Beric, A.: Video post processing architectures. Ph.D. dissertation, Eindhoven University of Technology, The Netherlands (2008)"},{"key":"481_CR39","doi-asserted-by":"crossref","unstructured":"Jaspers, E., de With P.: Bandwidth reduction for video processing in consumer systems. In: Consumer Electronics, 2001. ICCE. International Conference, pp. 72\u201373 (2001)","DOI":"10.1109\/ICCE.2001.935216"},{"key":"481_CR40","doi-asserted-by":"crossref","unstructured":"Jakovljevic, R., Beric, A.: A method for improving the efficiency of a two-level memory hierarchy. In: Signal Processing Systems, 2008. SiPS 2008. IEEE Workshop, pp. 37\u201342 (2008)","DOI":"10.1109\/SIPS.2008.4671734"},{"key":"481_CR41","unstructured":"Burns, G., Jacobs, M., Lindwer, M., Vandewiele, B.: Silicon Hive\u2019s scalable and modular architecture template for high-performance multi-core systems. In: Proceedings of International Signal Processing Conference and Expo (2006)"},{"key":"481_CR42","doi-asserted-by":"crossref","unstructured":"Pinto, C., Beric, A., Singh, S., Farfade, S.: HiveFlex-Video VSP1: video signal processing architecture for video coding and post-processing. In: Multimedia, 2006. ISM\u201906. Eighth IEEE International Symposium, pp. 493\u2013500 (2006)","DOI":"10.1109\/ISM.2006.83"},{"key":"481_CR43","unstructured":"Augusteijn, L.: The HiveCC Compiler for Massively Parallel ULIW Cores. In: Embedded Processor Forum. San Jose (2004)"}],"container-title":["Journal of Real-Time Image Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11554-014-0481-3\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11554-014-0481-3.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11554-014-0481-3","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11554-014-0481-3.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,25]],"date-time":"2022-04-25T14:55:53Z","timestamp":1650898553000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11554-014-0481-3"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,12,30]]},"references-count":43,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2018,8]]}},"alternative-id":["481"],"URL":"https:\/\/doi.org\/10.1007\/s11554-014-0481-3","relation":{},"ISSN":["1861-8200","1861-8219"],"issn-type":[{"value":"1861-8200","type":"print"},{"value":"1861-8219","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,12,30]]}}}