{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T13:39:13Z","timestamp":1740145153976,"version":"3.37.3"},"reference-count":44,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2016,5,31]],"date-time":"2016-05-31T00:00:00Z","timestamp":1464652800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"funder":[{"DOI":"10.13039\/501100003329","name":"Ministerio de Econom\u00eda y Competitividad","doi-asserted-by":"publisher","award":["CICYT TIN2011-23283","CICYT TIN2014-53495-R"],"award-info":[{"award-number":["CICYT TIN2011-23283","CICYT TIN2014-53495-R"]}],"id":[{"id":"10.13039\/501100003329","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Real-Time Image Proc"],"published-print":{"date-parts":[[2017,3]]},"DOI":"10.1007\/s11554-016-0606-y","type":"journal-article","created":{"date-parts":[[2016,5,31]],"date-time":"2016-05-31T08:08:34Z","timestamp":1464682114000},"page":"25-38","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Architecture-aware optimization of an HEVC decoder on asymmetric multicore processors"],"prefix":"10.1007","volume":"13","author":[{"given":"Rafael","family":"Rodr\u00edguez-S\u00e1nchez","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Enrique S.","family":"Quintana-Ort\u00ed","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2016,5,31]]},"reference":[{"key":"606_CR1","doi-asserted-by":"crossref","unstructured":"Alonso, P., Badia, R.M., Labarta, J., Barreda, M., Dolz, M.F., Mayo, R., Quintana-Ort\u00ed, E.S., Reyes, R.: Tools for Power-Energy Modelling and Analysis of Parallel Scientific Applications. In: 41st International Conference on Parallel Processing\u2014ICPP, pp. 420\u2013429 (2012)","DOI":"10.1109\/ICPP.2012.57"},{"key":"606_CR2","unstructured":"ARM: The ARM NEON general-purpose SIMD engine (2015). http:\/\/www.arm.com"},{"key":"606_CR3","doi-asserted-by":"publisher","unstructured":"Bariani, M., Lambruschini, P., Raggio, M., Pezzoni, L.: An optimized software implementation of the HEVC\/H.265 video decoder. In: 2014 IEEE 11th Consumer Communications and Networking Conference (CCNC), pp. 77\u201382 (2014). doi: 10.1109\/CCNC.2014.7056307","DOI":"10.1109\/CCNC.2014.7056307"},{"issue":"4","key":"606_CR4","doi-asserted-by":"publisher","first-page":"25","DOI":"10.1145\/2724942.2724946","volume":"11","author":"Y Benmoussa","year":"2015","unstructured":"Benmoussa, Y., Boukhobza, J., Senn, E., Benazzouz, D.: On the energy efficiency of parallel multi-core vs hardware accelerated HD video decoding. SIGBED Rev. 11(4), 25\u201330 (2015). doi: 10.1145\/2724942.2724946","journal-title":"SIGBED Rev."},{"issue":"12","key":"606_CR5","doi-asserted-by":"publisher","first-page":"1685","DOI":"10.1109\/TCSVT.2012.2221255","volume":"22","author":"F Bossen","year":"2012","unstructured":"Bossen, F., Bross, B., Suhring, K., Flynn, D.: HEVC complexity and implementation analysis. IEEE Trans. Circuits Syst. Video Technol. 22(12), 1685\u20131696 (2012). doi: 10.1109\/TCSVT.2012.2221255","journal-title":"IEEE Trans. Circuits Syst. Video Technol."},{"key":"606_CR6","unstructured":"Bross, B., Han, W., Ohm, J., Sullivan, G., Wang, Y.K., Wiegand, T.: High efficiency video coding (HEVC) text specification draft 10. Joint collaborative Team on video Coding 12th meeting, Doc. JCTVC-L1003 (2013)"},{"key":"606_CR7","doi-asserted-by":"publisher","unstructured":"Calandrino, J., Baumberger, D., Li, T., Hahn, S., Anderson, J.: Soft real-time scheduling on performance asymmetric multicore platforms. In: Real Time and Embedded Technology and Applications Symposium, 2007. RTAS \u201907. 13th IEEE, pp. 101\u2013112 (2007). doi: 10.1109\/RTAS.2007.35","DOI":"10.1109\/RTAS.2007.35"},{"issue":"5","key":"606_CR8","doi-asserted-by":"publisher","first-page":"841","DOI":"10.1109\/TCSVT.2014.2364413","volume":"25","author":"CC Chi","year":"2015","unstructured":"Chi, C.C., Alvarez-Mesa, M., Bross, B., Juurlink, B., Schierl, T.: SIMD acceleration for HEVC decoding. IEEE Trans. Circuits Syst. Video Technol. 25(5), 841\u2013855 (2015). doi: 10.1109\/TCSVT.2014.2364413","journal-title":"IEEE Trans. Circuits Syst. Video Technol."},{"issue":"4","key":"606_CR9","first-page":"56","volume":"11","author":"CC Chi","year":"2014","unstructured":"Chi, C.C., Alvarez-Mesa, M., Juurlink, B.: Low-power high efficiency video decoding using general-purpose processors. ACM Trans. Archit. Code Optim. 11(4), 56 (2014)","journal-title":"ACM Trans. Archit. Code Optim."},{"issue":"12","key":"606_CR10","doi-asserted-by":"crossref","first-page":"1827","DOI":"10.1109\/TCSVT.2012.2223056","volume":"22","author":"CC Chi","year":"2012","unstructured":"Chi, C.C., Alvarez-Mesa, M., Juurlink, B., Clare, G., Henry, F., Pateux, S., Schierl, T.: Parallel scalability and efficiency of HEVC parallelization approaches. IEEE Trans. Circuits Syst. Video Technol. 22(12), 1827\u20131838 (2012)","journal-title":"IEEE Trans. Circuits Syst. Video Technol."},{"issue":"3","key":"606_CR11","doi-asserted-by":"crossref","first-page":"247","DOI":"10.1007\/s11265-012-0714-2","volume":"71","author":"CC Chi","year":"2013","unstructured":"Chi, C.C., Alvarez-Mesa, M., Lucas, J., Juurlink, B., Schierl, T.: Parallel HEVC decoding on multi-and many-core architectures. J. Signal Process. Syst. 71(3), 247\u2013260 (2013)","journal-title":"J. Signal Process. Syst."},{"key":"606_CR12","doi-asserted-by":"publisher","unstructured":"Chiang, P.T., Chang, T.S.: A reconfigurable inverse transform architecture design for HEVC decoder. In: 2013 IEEE International Symposium on Circuits and Systems (ISCAS), pp. 1006\u20131009 (2013). doi: 10.1109\/ISCAS.2013.6572019","DOI":"10.1109\/ISCAS.2013.6572019"},{"key":"606_CR13","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-015-0987-3","author":"A Colin","year":"2015","unstructured":"Colin, A., Kandhalu, A., Rajkumar, R.R.: Energy-efficient allocation of real-time applications onto single-ISA heterogeneous multi-core processors. J. Signal Process. Syst. (2015). doi: 10.1007\/s11265-015-0987-3","journal-title":"J. Signal Process. Syst."},{"issue":"7","key":"606_CR14","doi-asserted-by":"publisher","first-page":"1915","DOI":"10.1109\/TMM.2014.2337834","volume":"16","author":"Y Duan","year":"2014","unstructured":"Duan, Y., Sun, J., Yan, L., Chen, K., Guo, Z.: Novel efficient HEVC decoding solution on general-purpose processors. IEEE Trans. Multimed. 16(7), 1915\u20131928 (2014). doi: 10.1109\/TMM.2014.2337834","journal-title":"IEEE Trans. Multimed."},{"key":"606_CR15","unstructured":"Farin, D.: libde265\u2014open H.265 codec implementation (2015). https:\/\/github.com\/strukturag\/libde265"},{"key":"606_CR16","unstructured":"Fuldseth, A., Horowitz, M., Xu, S., Zhou, M.: Tiles. Joint Collaborative Team on Video Coding (JCT-VC), Document JCTVC-E408 (2011)"},{"issue":"4","key":"606_CR17","doi-asserted-by":"publisher","first-page":"42:1","DOI":"10.1145\/2835177","volume":"12","author":"F Gaspar","year":"2015","unstructured":"Gaspar, F., Tani\u00e7a, L., Tom\u00e1s, P., Ilic, A., Sousa, L.: A framework for application-guided task management on heterogeneous embedded systems. ACM Trans. Archit. Code Optim. 12(4), 42:1\u201342:25 (2015). doi: 10.1145\/2835177","journal-title":"ACM Trans. Archit. Code Optim."},{"key":"606_CR18","unstructured":"Hardkernel company Ltd: ODROID-XU3 computing platform (2013). http:\/\/www.hardkernel.com"},{"key":"606_CR19","unstructured":"Henry, F., Pateux, S.: Wavefront Parallel Processing. Joint Collaborative Team on Video Coding (JCT-VC), Document JCTVC-E196 (2011)"},{"key":"606_CR20","unstructured":"ITU\u2013T: ITU\u2013T Recomendacin H.264, Advanced Video Coding for Generic Audiovisual Services (2003)"},{"key":"606_CR21","unstructured":"Joint Collaborative Team on Video Coding (JCT-VC): Common test conditions and software reference configurations. Joint Collaborative Team on Video Coding (JCT-VC), Doc. JCTVC-L1100 (2013)"},{"key":"606_CR22","unstructured":"Joint Collaborative Team on Video Coding (JCT-VC): HEVC Test Model 16.2 (2015). http:\/\/hevc.hhi.fraunhofer.de\/"},{"key":"606_CR23","doi-asserted-by":"publisher","unstructured":"Ju, C.C., Liu, T.M., Chang, Y.C., Wang, C.M., Lin, H.M., Cheng, C.Y., Chen, C.C., Chiu, M.H., Wang, S.J., Chao, P., Hu, M.J., Yeh, F.C., Chuang, S.H., Lin, H.Y., Wu, M.L., Chen, C.H., Tsai, C.H.: A 0.2nJ\/pixel 4K 60fps Main-10 HEVC decoder with multi-format capabilities for UHD-TV applications. In: European Solid State Circuits Conference (ESSCIRC), ESSCIRC 2014\u201440th, pp. 195\u2013198 (2014). doi: 10.1109\/ESSCIRC.2014.6942055","DOI":"10.1109\/ESSCIRC.2014.6942055"},{"key":"606_CR24","doi-asserted-by":"crossref","unstructured":"Kalali, E., Adibelli, Y., Hamzaoglu, I.: A high performance and low energy intra prediction hardware for HEVC video decoding. In: 2012 Conference on Design and Architectures for Signal and Image Processing (DASIP), pp. 1\u20138 (2012)","DOI":"10.1109\/FPL.2012.6339161"},{"key":"606_CR25","doi-asserted-by":"publisher","unstructured":"Lakshminarayana, N.B., Lee, J., Kim, H.: Age based scheduling for asymmetric multiprocessors. In: Proceedings of the Conference on High Performance Computing Networking, Storage and Analysis, SC \u201909, pp. 25:1\u201325:12. ACM, New York, NY (2009). doi: 10.1145\/1654059.1654085","DOI":"10.1145\/1654059.1654085"},{"key":"606_CR26","doi-asserted-by":"publisher","unstructured":"Meng, S., Duan, Y., Sun, J., Guo, Z.: Highly optimized implementation of HEVC decoder for general processors. In: 2014 IEEE 16th International Workshop on Multimedia Signal Processing (MMSP), pp. 1\u20136 (2014). doi: 10.1109\/MMSP.2014.6958819","DOI":"10.1109\/MMSP.2014.6958819"},{"key":"606_CR27","doi-asserted-by":"publisher","unstructured":"Nogues, E., Holmbacka, S., Pelcat, M., Menard, D., Lilius, J.: Power-aware HEVC decoding with tunable image quality. In: 2014 IEEE Workshop on Signal Processing Systems (SiPS), pp. 1\u20136 (2014). doi: 10.1109\/SiPS.2014.6986059","DOI":"10.1109\/SiPS.2014.6986059"},{"key":"606_CR28","doi-asserted-by":"publisher","unstructured":"Nogues, E., Raffin, E., Pelcat, M., Menard, D.: A modified HEVC decoder for low power decoding. In: Proceedings of the 12th ACM International Conference on Computing Frontiers, CF \u201915, pp. 60:1\u201360:6. ACM, New York (2015). doi: 10.1145\/2742854.2747284","DOI":"10.1145\/2742854.2747284"},{"key":"606_CR29","doi-asserted-by":"crossref","first-page":"1669","DOI":"10.1109\/TCSVT.2012.2221192","volume":"22","author":"J Ohm","year":"2012","unstructured":"Ohm, J., Sullivan, G., Schwarz, H., Tan, T.K., Wiegand, T.: Comparison of the coding efficiency of video coding standards-including high efficiency video coding (HEVC). IEEE Trans. Circuits Syst. Video Technol. 22, 1669\u20131684 (2012)","journal-title":"IEEE Trans. Circuits Syst. Video Technol."},{"key":"606_CR30","doi-asserted-by":"publisher","unstructured":"Raffin, E., Hamidouche, W., Nogues, E., Pelcat, M., Menard, D., Tomperi, S.: Energy efficiency of a parallel HEVC software decoder for embedded devices. In: Proceedings of the 12th ACM International Conference on Computing Frontiers, CF \u201915, pp. 62:1\u201362:6. ACM, New York, NY (2015). doi: 10.1145\/2742854.2747286","DOI":"10.1145\/2742854.2747286"},{"key":"606_CR31","doi-asserted-by":"publisher","DOI":"10.1007\/s11554-015-0512-8","author":"E Raffin","year":"2015","unstructured":"Raffin, E., Nogues, E., Hamidouche, W., Tomperi, S., Pelcat, M., Menard, D.: Low power HEVC software decoder for mobile devices. J. Real-Time Image Process. (2015). doi: 10.1007\/s11554-015-0512-8","journal-title":"J. Real-Time Image Process."},{"key":"606_CR32","unstructured":"Ratcliff, J.W.: SSE2NEON.h: A porting guide and header file to convert SSE intrinsics to their ARM NEON equivalent (2015). https:\/\/github.com\/jratcliff63367\/sse2neon"},{"key":"606_CR33","unstructured":"Rodr\u00edguez-S\u00e1nchez, R., Igual, F.D., Mart\u00ednez, J.L., Mayo, R., Quintana-Ort\u00ed, E.S.: Parallel performance and energy efficiency of modern video encoders on multithreaded architectures. In: 2014 Proceedings 22nd European Signal Processing Conference (EUSIPCO), pp. 191\u2013195 (2014)"},{"key":"606_CR34","doi-asserted-by":"publisher","unstructured":"Saez, J.C., Prieto, M., Fedorova, A., Blagodurov, S.: A comprehensive scheduler for asymmetric multicore systems. In: Proceedings of the 5th European Conference on Computer Systems, EuroSys \u201910, pp. 139\u2013152. ACM, New York (2010). doi: 10.1145\/1755913.1755929","DOI":"10.1145\/1755913.1755929"},{"issue":"1","key":"606_CR35","doi-asserted-by":"publisher","first-page":"161","DOI":"10.1145\/2654822.2541974","volume":"42","author":"T Somu\u00a0Muthukaruppan","year":"2014","unstructured":"Somu\u00a0Muthukaruppan, T., Pathania, A., Mitra, T.: Price theory based power management for heterogeneous multi-cores. SIGARCH Comput. Archit. News 42(1), 161\u2013176 (2014). doi: 10.1145\/2654822.2541974","journal-title":"SIGARCH Comput. Archit. News"},{"key":"606_CR36","doi-asserted-by":"crossref","first-page":"1649","DOI":"10.1109\/TCSVT.2012.2221191","volume":"22","author":"G Sullivan","year":"2012","unstructured":"Sullivan, G., Ohm, J.R., Han, W.J., Wiegand, T.: Overview of the high efficiency video coding (HEVC) standard. IEEE Trans. Circuits Syst. Video Technol. 22, 1649\u20131668 (2012)","journal-title":"IEEE Trans. Circuits Syst. Video Technol."},{"key":"606_CR37","doi-asserted-by":"crossref","unstructured":"Sze, V., Budagavi, M., Sullivan, G.J.: High efficiency video coding (HEVC): algorithms and architectures. In: Sze, V., Budagavi, M., Sullivan, G.J. (eds.) Integrated Circuits and Systems. Springer, Berlin (2014)","DOI":"10.1007\/978-3-319-06895-4"},{"issue":"1","key":"606_CR38","doi-asserted-by":"publisher","first-page":"61","DOI":"10.1109\/JSSC.2013.2284362","volume":"49","author":"M Tikekar","year":"2014","unstructured":"Tikekar, M., Huang, C.T., Juvekar, C., Sze, V., Chandrakasan, A.: A 249-Mpixel\/s HEVC video-decoder chip for 4K ultra-HD applications. IEEE J. Solid State Circuits 49(1), 61\u201372 (2014). doi: 10.1109\/JSSC.2013.2284362","journal-title":"IEEE J. Solid State Circuits"},{"issue":"3","key":"606_CR39","doi-asserted-by":"publisher","first-page":"260","DOI":"10.1109\/71.993206","volume":"13","author":"H Topcuoglu","year":"2002","unstructured":"Topcuoglu, H., Hariri, S., Wu, M.Y.: Performance-effective and low-complexity task scheduling for heterogeneous computing. IEEE Trans. Parallel Distrib. Syst. 13(3), 260\u2013274 (2002). doi: 10.1109\/71.993206","journal-title":"IEEE Trans. Parallel Distrib. Syst."},{"issue":"3","key":"606_CR40","doi-asserted-by":"publisher","first-page":"213","DOI":"10.1145\/2366231.2337184","volume":"40","author":"K Craeynest Van","year":"2012","unstructured":"Van Craeynest, K., Jaleel, A., Eeckhout, L., Narvaez, P., Emer, J.: Scheduling heterogeneous multi-cores through performance impact estimation (PIE). SIGARCH Comput. Archit. News 40(3), 213\u2013224 (2012). doi: 10.1145\/2366231.2337184","journal-title":"SIGARCH Comput. Archit. News"},{"key":"606_CR41","doi-asserted-by":"publisher","unstructured":"Yong, H., Wang, R., Wang, W., Wang, Z., Dong, S., Han, B., Gao, W.: Acceleration of HEVC transform and inverse transform on ARM NEON platform. In: 2013 International Symposium on Intelligent Signal Processing and Communications Systems (ISPACS), pp. 169\u2013173 (2013). doi: 10.1109\/ISPACS.2013.6704541","DOI":"10.1109\/ISPACS.2013.6704541"},{"key":"606_CR42","doi-asserted-by":"publisher","unstructured":"Yu, K., Han, D., Youn, C., Hwang, S., Lee, J.: Power-aware task scheduling for big.LITTLE mobile processor. In: SoC Design Conference (ISOCC), 2013 International, pp. 208\u2013212 (2013). doi: 10.1109\/ISOCC.2013.6864009","DOI":"10.1109\/ISOCC.2013.6864009"},{"key":"606_CR43","doi-asserted-by":"publisher","unstructured":"Zhu, J., Zhou, D., He, G., Goto, S.: A combined SAO and de-blocking filter architecture for HEVC video decoder. In: 2013 20th IEEE International Conference on Image Processing (ICIP), pp. 1967\u20131971 (2013). doi: 10.1109\/ICIP.2013.6738405","DOI":"10.1109\/ICIP.2013.6738405"},{"key":"606_CR44","doi-asserted-by":"publisher","unstructured":"Zhu, Y., Halpern, M., Reddi, V.J.: Event-based scheduling for energy-efficient QoS (eQoS) in mobile Web applications. In: 2015 IEEE 21st International Symposium on High Performance Computer Architecture (HPCA), pp. 137\u2013149 (2015). doi: 10.1109\/HPCA.2015.7056028","DOI":"10.1109\/HPCA.2015.7056028"}],"container-title":["Journal of Real-Time Image Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11554-016-0606-y.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11554-016-0606-y\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11554-016-0606-y","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11554-016-0606-y.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,30]],"date-time":"2022-06-30T21:33:34Z","timestamp":1656624814000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11554-016-0606-y"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,5,31]]},"references-count":44,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2017,3]]}},"alternative-id":["606"],"URL":"https:\/\/doi.org\/10.1007\/s11554-016-0606-y","relation":{},"ISSN":["1861-8200","1861-8219"],"issn-type":[{"type":"print","value":"1861-8200"},{"type":"electronic","value":"1861-8219"}],"subject":[],"published":{"date-parts":[[2016,5,31]]}}}