{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,6]],"date-time":"2025-11-06T06:06:20Z","timestamp":1762409180400,"version":"3.37.3"},"reference-count":17,"publisher":"Springer Science and Business Media LLC","issue":"4","license":[{"start":{"date-parts":[[2016,6,20]],"date-time":"2016-06-20T00:00:00Z","timestamp":1466380800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"funder":[{"DOI":"10.13039\/501100001659","name":"Deutsche Forschungsgemeinschaft","doi-asserted-by":"publisher","award":["Si 586 7\/1"],"award-info":[{"award-number":["Si 586 7\/1"]}],"id":[{"id":"10.13039\/501100001659","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Real-Time Image Proc"],"published-print":{"date-parts":[[2019,8]]},"DOI":"10.1007\/s11554-016-0610-2","type":"journal-article","created":{"date-parts":[[2016,6,20]],"date-time":"2016-06-20T11:08:34Z","timestamp":1466420914000},"page":"1165-1175","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":11,"title":["A single-cycle parallel multi-slice connected components analysis hardware architecture"],"prefix":"10.1007","volume":"16","author":[{"given":"Michael J.","family":"Klaiber","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Donald G.","family":"Bailey","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sven","family":"Simon","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2016,6,20]]},"reference":[{"key":"610_CR1","unstructured":"Xilinx Inc.: Xilinx User Guide\u2014Virtex-6 FPGA Memory Resources UG363 (v1.6). Xilinx Inc., San Jose, CA, USA (2011)"},{"key":"610_CR2","doi-asserted-by":"crossref","unstructured":"Appiah, K., Hunter, A., Dickinson, P., Owens, J.: A run-length based connected component algorithm for FPGA implementation. In: International Conference on Field Programmable Technology, FPT 2008, pp. 177\u2013184 (2008)","DOI":"10.1109\/FPT.2008.4762381"},{"key":"610_CR3","unstructured":"Bailey, D., Johnston, C.: Single pass connected components analysis. In: Proceedings of Image and Vision Computing New Zealand, pp. 282\u2013287 (2007)"},{"key":"610_CR4","doi-asserted-by":"crossref","unstructured":"Bailey, D., Johnston, C., Ma, N.: Connected components analysis of streamed images. In: International Conference on Field Programmable Logic and Applications (FPL 2008), pp. 679\u2013682 (2008)","DOI":"10.1109\/FPL.2008.4630038"},{"issue":"5","key":"610_CR5","doi-asserted-by":"publisher","first-page":"301","DOI":"10.1145\/364099.364331","volume":"7","author":"BA Galler","year":"1964","unstructured":"Galler, B.A., Fisher, M.J.: An improved equivalence algorithm. Commun. ACM 7(5), 301\u2013303 (1964)","journal-title":"Commun. ACM"},{"issue":"4","key":"610_CR6","doi-asserted-by":"publisher","first-page":"294","DOI":"10.1137\/0202024","volume":"2","author":"J Hopcroft","year":"1973","unstructured":"Hopcroft, J., Ullman, J.: Set merging algorithms. SIAM J. Comput. 2(4), 294\u2013303 (1973)","journal-title":"SIAM J. Comput."},{"key":"610_CR7","unstructured":"Johnston, C., Bailey, D.: FPGA implementation of a single pass connected components algorithm. In: 4th IEEE International Symposium on Electronic Design, Test and Applications, 2008. DELTA 2008, pp. 228\u2013231 (2008)"},{"key":"610_CR8","doi-asserted-by":"crossref","unstructured":"Klaiber, M., Rockstroh, L., Wang, Z., Baroud, Y., Simon, S.: A memory-efficient parallel single pass architecture for connected component labeling of streamed images. In: International Conference on Field-Programmable Technology (FPT), pp. 159\u2013165 (2012)","DOI":"10.1109\/FPT.2012.6412129"},{"key":"610_CR9","doi-asserted-by":"crossref","unstructured":"Klaiber, M.J., Bailey, D.G., Ahmed, S., Baroud, Y., Simon, S.: A high-throughput FPGA architecture for parallel connected components analysis based on label reuse. In: 2013 International Conference on Field-Programmable Technology (FPT), pp. 302\u2013305 (2013)","DOI":"10.1109\/FPT.2013.6718372"},{"key":"610_CR10","doi-asserted-by":"crossref","unstructured":"Kumar, V.S., Irick, K., Maashri, A.A., Narayanan, V.: A scalable bandwidth-aware architecture for connected component labeling. In: Voros, N., Mukherjee, A., Sklavos, N., Masselos, K., Huebner, M. (eds.) VLSI 2010 Annual Symposium. Lecture Notes in Electrical Engineering, vol. 105, pp. 133\u2013149. Springer (2011)","DOI":"10.1007\/978-94-007-1488-5_8"},{"key":"610_CR11","doi-asserted-by":"crossref","unstructured":"Lin, C.Y., Li, S.Y., Tsai, T.H.: A scalable parallel hardware architecture for connected component labeling. In: 17th IEEE International Conference on Image Processing (ICIP), pp. 3753\u20133756 (2010)","DOI":"10.1109\/ICIP.2010.5653457"},{"key":"610_CR12","doi-asserted-by":"crossref","unstructured":"Ma, N., Bailey, D., Johnston, C.: Optimised single pass connected components analysis. In: International Conference on Field Programmable Technology, FPT 2008, pp. 185\u2013192 (2008)","DOI":"10.1109\/FPT.2008.4762382"},{"key":"610_CR13","doi-asserted-by":"publisher","first-page":"471","DOI":"10.1145\/321356.321357","volume":"13","author":"A Rosenfeld","year":"1966","unstructured":"Rosenfeld, A., Pfaltz, J.L.: Sequential operations in digital picture processing. J. ACM 13, 471\u2013494 (1966)","journal-title":"J. ACM"},{"issue":"3","key":"610_CR14","doi-asserted-by":"publisher","first-page":"515","DOI":"10.1137\/S0097539703439088","volume":"34","author":"R Seidel","year":"2005","unstructured":"Seidel, R., Sharir, M.: Top-down analysis of path compression. SIAM J. Comput. 34(3), 515\u2013525 (2005)","journal-title":"SIAM J. Comput."},{"issue":"2","key":"610_CR15","doi-asserted-by":"publisher","first-page":"245","DOI":"10.1145\/62.2160","volume":"31","author":"R Tarjan","year":"1984","unstructured":"Tarjan, R., van Leeuwen, J.: Worst-case analysis of set union algorithms. J. ACM 31(2), 245\u2013281 (1984)","journal-title":"J. ACM"},{"key":"610_CR16","unstructured":"Trein, J., Schwarzbacher, A.T., Hoppe, B., Noffz, K., Trenschel, T.: Development of a FPGA based real-time blob analysis circuit. In: Irish Signals and Systems Conference, Derry, Northern Ireland, pp. 121\u2013126 (2007)"},{"key":"610_CR17","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1186\/1687-5281-2013-21","volume":"21","author":"F Zhao","year":"2013","unstructured":"Zhao, F., Lu, H.Z., Zhang, Z.Y.: Real-time single-pass connected components analysis algorithm. EURASIP J. Image Video Process 21, 1\u201310 (2013). doi:\n                              10.1186\/1687-5281-2013-21","journal-title":"EURASIP J. Image Video Process"}],"container-title":["Journal of Real-Time Image Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11554-016-0610-2.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11554-016-0610-2\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11554-016-0610-2","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11554-016-0610-2.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,2]],"date-time":"2019-10-02T00:33:43Z","timestamp":1569976423000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11554-016-0610-2"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,6,20]]},"references-count":17,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2019,8]]}},"alternative-id":["610"],"URL":"https:\/\/doi.org\/10.1007\/s11554-016-0610-2","relation":{},"ISSN":["1861-8200","1861-8219"],"issn-type":[{"type":"print","value":"1861-8200"},{"type":"electronic","value":"1861-8219"}],"subject":[],"published":{"date-parts":[[2016,6,20]]},"assertion":[{"value":"13 January 2016","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"2 June 2016","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"20 June 2016","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}