{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T13:39:16Z","timestamp":1740145156631,"version":"3.37.3"},"reference-count":64,"publisher":"Springer Science and Business Media LLC","issue":"5","license":[{"start":{"date-parts":[[2017,4,11]],"date-time":"2017-04-11T00:00:00Z","timestamp":1491868800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"funder":[{"DOI":"10.13039\/501100002860","name":"China Sponsorship Council","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100002860","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100011773","name":"Conseil R\u00e9gional de Bourgogne Franche-Comt\u00e9","doi-asserted-by":"crossref","id":[{"id":"10.13039\/501100011773","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Real-Time Image Proc"],"published-print":{"date-parts":[[2019,10]]},"DOI":"10.1007\/s11554-017-0688-1","type":"journal-article","created":{"date-parts":[[2017,4,11]],"date-time":"2017-04-11T10:14:30Z","timestamp":1491905670000},"page":"1795-1812","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":5,"title":["Fast FPGA prototyping for real-time image processing with very high-level synthesis"],"prefix":"10.1007","volume":"16","author":[{"given":"Chao","family":"Li","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yanjing","family":"Bi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Franck","family":"Marzani","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fan","family":"Yang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2017,4,11]]},"reference":[{"key":"688_CR1","unstructured":"Adsc research highlights: synthesize hardware, without hardware expertise. Online (2016). \n                    https:\/\/adsc.illinois.edu\/research\/adsc-research-highlights\/adsc-research-highlights-synthesize-hardware-without-hardware-expe"},{"key":"688_CR2","unstructured":"Alle, M., Morvan, A., Derrien, S.: Runtime dependency analysis for loop pipelining in high-level synthesis. In: Design Automation Conference (DAC), 2013 50th ACM\/EDAC\/IEEE, pp. 1\u201310 (2013)"},{"issue":"9","key":"688_CR3","doi-asserted-by":"publisher","first-page":"442","DOI":"10.1016\/j.parco.2013.04.003","volume":"39","author":"JM Andin","year":"2013","unstructured":"Andin, J.M., Arenaz, M., Rodrguez, G., Tourio, J.: A novel compiler support for automatic parallelization on multicore systems. Parallel Comput. 39(9), 442\u2013460 (2013). doi:\n                    10.1016\/j.parco.2013.04.003","journal-title":"Parallel Comput."},{"issue":"3\u20134","key":"688_CR4","doi-asserted-by":"publisher","first-page":"401","DOI":"10.1016\/S0167-8191(98)00019-2","volume":"24","author":"B Armstrong","year":"1998","unstructured":"Armstrong, B., Kim, S., Park, I., Voss, M., Eigenmann, R.: Compiler-based tools for analyzing parallel programs. Parallel Comput. 24(3\u20134), 401\u2013420 (1998)","journal-title":"Parallel Comput."},{"issue":"7","key":"688_CR5","doi-asserted-by":"publisher","first-page":"278","DOI":"10.1016\/j.sysarc.2010.04.001","volume":"56","author":"M. Baklouti","year":"2010","unstructured":"Baklouti, M., Aydi, Y., Marquet, P., Dekeyser, J., Abid, M.: Scalable mpnoc for massively parallel systems\u2014design and implementation on FPGA. J. Syst. Archit. 56(7), 278 \u2013 292 (2010). doi:\n                    10.1016\/j.sysarc.2010.04.001\n                    \n                  . Special Issue on HW\/SW Co-Design: Systems and Networks on Chip","journal-title":"Journal of Systems Architecture"},{"issue":"8","key":"688_CR6","doi-asserted-by":"publisher","first-page":"5183","DOI":"10.1109\/TGRS.2013.2287239","volume":"52","author":"S Balla-Arabe","year":"2014","unstructured":"Balla-Arabe, S., Gao, X., Wang, B., Yang, F., Brost, V.: Multi-kernel implicit curve evolution for selected texture region segmentation in VHR satellite images. Geosci. Remote Sens. IEEE Trans. 52(8), 5183\u20135192 (2014). doi:\n                    10.1109\/TGRS.2013.2287239","journal-title":"Geosci. Remote Sens. IEEE Trans."},{"key":"688_CR7","unstructured":"Barney, B.: Introduction to parallel computing. Article published online. \n                    https:\/\/computing.llnl.gov\/tutorials\/parallel_comp\/"},{"key":"688_CR8","doi-asserted-by":"crossref","unstructured":"Bi, Y., Li, C., Yang, F.: Very high level synthesis for image processing applications. In: 10th International Conference on Distributed Smart Cameras (ICDSC 2016), Paris France (2016)","DOI":"10.1145\/2967413.2967414"},{"key":"688_CR9","unstructured":"Cadence Design Systems, Inc: C-to-Silicon Compiler High-Level Synthesis (2011). \n                    https:\/\/www.cadence.com\/rl\/Resources\/datasheets\/C2Silicon_ds.pdf"},{"issue":"1","key":"688_CR10","doi-asserted-by":"publisher","first-page":"263","DOI":"10.1007\/s11554-013-0374-x","volume":"9","author":"C Colodro-Conde","year":"2014","unstructured":"Colodro-Conde, C., Toledo-Moreo, F., Toledo-Moreo, R., Martnez-lvarez, J., Garrigs-Guerrero, J., Ferrndez-Vicente, J.: A practical evaluation of the performance of the impulse codeveloper hls tool for implementing large-kernel 2-d filters. J. Real-Time Image Proc. 9(1), 263\u2013279 (2014). doi:\n                    10.1007\/s11554-013-0374-x","journal-title":"J. Real-Time Image Proc."},{"issue":"1","key":"688_CR11","doi-asserted-by":"publisher","first-page":"22","DOI":"10.1016\/j.sysarc.2013.11.006","volume":"60","author":"C Colodro-Conde","year":"2014","unstructured":"Colodro-Conde, C., Toledo-Moreo, F.J., Toledo-Moreo, R., Mart\u00ednez-\u00c1lvarez, J.J., Guerrero, J.G., Ferr\u00e1ndez-Vicente, J.M.: Evaluation of stereo correspondence algorithms and their implementation on FPGA. J. Syst. Archit. 60(1), 22\u201331 (2014). doi:\n                    10.1016\/j.sysarc.2013.11.006","journal-title":"J. Syst. Archit."},{"key":"688_CR12","doi-asserted-by":"publisher","unstructured":"Cong, J., Fan, Y., Han, G., Jiang, W., Zhang, Z.: Behavior and communication co-optimization for systems with sequential communication media. In: Design Automation Conference, 2006 43rd ACM\/IEEE, pp. 675\u2013678 (2006). doi:\n                    10.1109\/DAC.2006.229314","DOI":"10.1109\/DAC.2006.229314"},{"issue":"4","key":"688_CR13","doi-asserted-by":"publisher","first-page":"473","DOI":"10.1109\/TCAD.2011.2110592","volume":"30","author":"J Cong","year":"2011","unstructured":"Cong, J., Liu, B., Neuendorffer, S., Noguera, J., Vissers, K., Zhang, Z.: High-level synthesis for FPGAs: from prototyping to deployment. Comput.-Aid. Design of Integr. Circuits Syst. IEEE Trans. 30(4), 473\u2013491 (2011). doi:\n                    10.1109\/TCAD.2011.2110592","journal-title":"Comput.-Aid. Design of Integr. Circuits Syst. IEEE Trans."},{"key":"688_CR14","doi-asserted-by":"publisher","first-page":"143","DOI":"10.1007\/978-3-642-37658-0_10","volume-title":"Languages and Compilers for Parallel Computing","author":"Jason Cong","year":"2013","unstructured":"Cong, J., Liu, B., Prabhakar, R., Zhang, P.: A study on the impact of compiler optimizations on high-level synthesis. In: Kasahara, H., Kimura, K. (eds.) Languages and Compilers for Parallel Computing, Lecture Notes in Computer Science, vol. 7760, pp. 143\u2013157. Springer, Berlin, Heidelberg (2013). doi:\n                    10.1007\/978-3-642-37658-0_10"},{"key":"688_CR15","doi-asserted-by":"crossref","unstructured":"Coussy, P., Morawiec, A.: High-Level Synthesis: From Algorithm to Digital Circuit, 1st edn. Springer, Berlin, Incorporated (2008)","DOI":"10.1007\/978-1-4020-8588-8"},{"key":"688_CR16","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-3636-9","volume-title":"High \u2014 Level Synthesis","author":"Daniel D. Gajski","year":"1992","unstructured":"Daniel D., G., Nikil D., D., Allen C-H, W., Steve Y-L, L.: High-Level Synthesis: Introduction to Chip and System Design, 1st edn. Springer, New York (1992). doi:\n                    10.1007\/978-1-4615-3636-9\n                    \n                  ."},{"issue":"1","key":"688_CR17","doi-asserted-by":"publisher","first-page":"52","DOI":"10.1145\/1124713.1124718","volume":"11","author":"A Davoodi","year":"2006","unstructured":"Davoodi, A., Srivastava, A.: Effective techniques for the generalized low-power binding problem. ACM Trans. Des. Autom. Electron. Syst. 11(1), 52\u201369 (2006). doi:\n                    10.1145\/1124713.1124718","journal-title":"ACM Trans. Des. Autom. Electron. Syst."},{"key":"688_CR18","unstructured":"Deming, C., Eric, L., Kyle, R., Zheng, C.: Hardware synthesis without hardware expertise. Tech. rep., Advanced Digital Sciences Center (ADSC) of the University of Illinois at Urbana-Champaign (2011)"},{"key":"688_CR19","doi-asserted-by":"publisher","unstructured":"Fowers, J., Brown, G., Cooke, P., Stitt, G.: A performance and energy comparison of FPGAs, GPUs, and multicores for sliding-window applications. In: Proceedings of the ACM\/SIGDA International Symposium on Field Programmable Gate Arrays, FPGA \u201912, pp. 47\u201356. ACM, New York, NY, USA (2012). doi:\n                    10.1145\/2145694.2145704","DOI":"10.1145\/2145694.2145704"},{"key":"688_CR20","doi-asserted-by":"publisher","unstructured":"Gebotys, C., Elmasry, M.: Vlsi design synthesis with testability. In: Design Automation Conference, 1988. Proceedings, 25th ACM\/IEEE, pp. 16\u201321 (1988). doi:\n                    10.1109\/DAC.1988.14728","DOI":"10.1109\/DAC.1988.14728"},{"issue":"2","key":"688_CR21","doi-asserted-by":"publisher","first-page":"166","DOI":"10.1109\/71.127258","volume":"3","author":"M Girkar","year":"1992","unstructured":"Girkar, M., Polychronopoulos, C.: Automatic extraction of functional parallelism from ordinary programs. Parallel Distrib. Syst. IEEE Trans. 3(2), 166\u2013178 (1992). doi:\n                    10.1109\/71.127258","journal-title":"Parallel Distrib. Syst. IEEE Trans."},{"issue":"2","key":"688_CR22","doi-asserted-by":"publisher","first-page":"89","DOI":"10.1016\/j.vlsi.2012.04.002","volume":"46","author":"C Gonz\u00e1lez","year":"2013","unstructured":"Gonz\u00e1lez, C., S\u00e1nchez, S., Paz, A., Resano, J., Mozos, D., Plaza, A.: Use of FPGA or GPU-based architectures for remotely sensed hyperspectral image processing. Integr. VLSI J. 46(2), 89\u2013103 (2013). doi:\n                    10.1016\/j.vlsi.2012.04.002","journal-title":"Integr. VLSI J."},{"key":"688_CR23","doi-asserted-by":"publisher","unstructured":"Hafer, L., Parker, A.: Register-transfer level digital design automation: The allocation process. In: Design Automation, 1978. 15th Conference on, pp. 213\u2013219 (1978). doi:\n                    10.1109\/DAC.1978.1585172","DOI":"10.1109\/DAC.1978.1585172"},{"key":"688_CR24","doi-asserted-by":"publisher","unstructured":"Heijligers, M., Cluitmans, L., Jess, J.: High-level synthesis scheduling and allocation using genetic algorithms. In: Design Automation Conference, 1995. Proceedings of the ASP-DAC \u201995\/CHDL \u201995\/VLSI \u201995., IFIP International Conference on Hardware Description Languages. IFIP International Conference on Very Large Scal, pp. 61\u201366 (1995). doi:\n                    10.1109\/ASPDAC.1995.486203","DOI":"10.1109\/ASPDAC.1995.486203"},{"key":"688_CR25","doi-asserted-by":"publisher","unstructured":"Heijligers, M., Jess, J.: High-level synthesis scheduling and allocation using genetic algorithms based on constructive topological scheduling techniques. In: Evolutionary Computation, 1995. IEEE International Conference on, vol.\u00a01, p. 56 (1995). doi:\n                    10.1109\/ICEC.1995.489119","DOI":"10.1109\/ICEC.1995.489119"},{"key":"688_CR26","unstructured":"Intel Corporation: Intel\u00ae C++ Compiler User and Reference Guides, 304968-022us edn. (2008).\n                    http:\/\/www.physics.udel.edu\/bnikolic\/QTTG\/shared\/docs\/intel_c_user_and_reference_guide.pdf"},{"issue":"4","key":"688_CR27","doi-asserted-by":"publisher","first-page":"787","DOI":"10.1007\/s11554-015-0521-7","volume":"15","author":"Jie Jiang","year":"2015","unstructured":"Jiang, J., Liu, C., Ling, S.: An FPGA implementation for real-time edge detection. J. Real-Time Image Process. (2015). doi:\n                    10.1007\/s11554-015-0521-7","journal-title":"Journal of Real-Time Image Processing"},{"key":"688_CR28","doi-asserted-by":"publisher","first-page":"15","DOI":"10.1155\/2013\/978289","volume":"2013","author":"R Jolivot","year":"2013","unstructured":"Jolivot, R., Benezeth, Y., Marzani, F.: Skin parameter map retrieval from a dedicated multispectral imaging system applied to dermatology\/cosmetology. Int. J. Biomed. Imaging 2013, 15 (2013). doi:\n                    10.1155\/2013\/978289","journal-title":"Int. J. Biomed. Imaging"},{"key":"688_CR29","doi-asserted-by":"publisher","unstructured":"Kestur, S., Davis, J., Williams, O.: Blas comparison on FPGA, CPU and GPU. In: VLSI (ISVLSI), 2010 IEEE Computer Society Annual Symposium on, pp. 288\u2013293 (2010). doi:\n                    10.1109\/ISVLSI.2010.84","DOI":"10.1109\/ISVLSI.20"},{"key":"688_CR30","doi-asserted-by":"publisher","unstructured":"Lee, J.H., Hsu, Y.C., Lin, Y.L.: A new integer linear programming formulation for the scheduling problem in data path synthesis. In: Computer-Aided Design, 1989. ICCAD-89. Digest of Technical Papers., 1989 IEEE International Conference on, pp. 20\u201323 (1989). doi:\n                    10.1109\/ICCAD.1989.76896","DOI":"10.1109\/ICCAD.1989.76896"},{"issue":"6","key":"688_CR31","doi-asserted-by":"publisher","first-page":"771","DOI":"10.3390\/s16060771","volume":"16","author":"Chao Li","year":"2016","unstructured":"Li, C., Balla-Arab\u00e9, S., Ginhac, D., Yang, F.: Embedded implementation of VHR satellite image segmentation. Sensors 16(6), 771 (2016). doi:\n                    10.3390\/s16060771\n                    \n                  . \n                    http:\/\/www.mdpi.com\/1424-8220\/16\/6\/771","journal-title":"Sensors"},{"key":"688_CR32","doi-asserted-by":"publisher","first-page":"26","DOI":"10.1016\/j.sysarc.2015.12.002","volume":"64","author":"Chao Li","year":"2016","unstructured":"Li, C., Balla-Arab\u00e9, S., Yang, F.: Embedded multispectral image processing for real-time medical application. J. Syst. Archit. (2015). doi:\n                    10.1016\/j.sysarc.2015.12.002\n                    \n                  . \n                    http:\/\/www.sciencedirect.com\/science\/article\/pii\/S1383762115001526","journal-title":"Journal of Systems Architecture"},{"issue":"2","key":"688_CR33","doi-asserted-by":"publisher","first-page":"407","DOI":"10.1007\/s11554-015-0494-6","volume":"15","author":"Chao Li","year":"2015","unstructured":"Li, C., Brost, V., Benezeth, Y., Marzani, F., Yang, F.: Design and evaluation of a parallel and optimized light-tissue interaction-based method for fast skin lesion assessment. J. Real-Time Image Process. (2015). doi:\n                    10.1007\/s11554-015-0494-6","journal-title":"Journal of Real-Time Image Processing"},{"key":"688_CR34","unstructured":"Li, P., Pouchet, L.N., Cong, J.: Throughput optimization for high-level synthesis using resource constraints. In: IMPACT 2014. Fourth International Workshop on Polyhedral Compilation Techniques. In conjunction with HiPEAC 2014. Vienna, Austria (Jan 20, 2014)"},{"key":"688_CR35","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1155\/2012\/649057","volume":"2012","author":"Yun Liang","year":"2012","unstructured":"Liang, Y., Rupnow, K., Li, Y., Min, D., Do, M.N., Chen, D.: High-level synthesis: productivity, performance, and software constraints. J. Electr. Comput. Eng. (2012). Article ID 649057. doi:\n                    10.1155\/2012\/649057","journal-title":"Journal of Electrical and Computer Engineering"},{"issue":"6","key":"688_CR36","doi-asserted-by":"publisher","first-page":"481","DOI":"10.1016\/j.sysarc.2014.03.002","volume":"60","author":"S Lyberis","year":"2014","unstructured":"Lyberis, S., Kalokerinos, G., Lygerakis, M., Papaefstathiou, V., Mavroidis, I., Katevenis, M., Pnevmatikatos, D., Nikolopoulos, D.S.: Fpga prototyping of emerging manycore architectures for parallel programming research using formic boards. J. Syst. Archit. 60(6), 481\u2013493 (2014). doi:\n                    10.1016\/j.sysarc.2014.03.002","journal-title":"J. Syst. Archit."},{"key":"688_CR37","doi-asserted-by":"crossref","unstructured":"Mansouri, A., Marzani, F., Gouton, P.: Neural networks in two cascade algorithms for spectral reflectance reconstruction. In: ICIP (2), pp. 718\u2013721. IEEE (2005)","DOI":"10.1109\/ICIP.2005.1530156"},{"key":"688_CR38","doi-asserted-by":"publisher","unstructured":"Marwedel, P.: A new synthesis algorithm for the mimola software system. In: Design Automation, 1986. 23rd Conference on, pp. 271\u2013277 (1986). doi:\n                    10.1109\/DAC.1986.1586100","DOI":"10.1109\/DAC.1986.1586100"},{"issue":"3","key":"688_CR39","doi-asserted-by":"publisher","first-page":"31","DOI":"10.1007\/s10617-012-9096-8","volume":"16","author":"W Meeus","year":"2012","unstructured":"Meeus, W., Van Beeck, K., Goedem\u00e9, T., Meel, J., Stroobandt, D.: An overview of today\u2019s high-level synthesis tools. Des. Autom. Embed. Syst. 16(3), 31\u201351 (2012). doi:\n                    10.1007\/s10617-012-9096-8","journal-title":"Des. Autom. Embed. Syst."},{"issue":"2","key":"688_CR40","doi-asserted-by":"publisher","first-page":"529","DOI":"10.1007\/s11277-015-2753-z","volume":"85","author":"S Musavi","year":"2015","unstructured":"Musavi, S., Chowdhry, B., Kumar, T., Pandey, B., Kumar, W.: Iots enable active contour modeling based energy efficient and thermal aware object tracking on fpga. Wirel. Pers. Commun. 85(2), 529\u2013543 (2015). doi:\n                    10.1007\/s11277-015-2753-z","journal-title":"Wirel. Pers. Commun."},{"key":"688_CR41","doi-asserted-by":"publisher","unstructured":"Paulin, P., Knight, J.: Scheduling and binding algorithms for high-level synthesis. In: Design Automation, 1989. 26th Conference on, pp. 1\u20136 (1989). doi:\n                    10.1109\/DAC.1989.203360","DOI":"10.1109\/DAC.1989.203360"},{"issue":"1","key":"688_CR42","doi-asserted-by":"publisher","first-page":"79","DOI":"10.1016\/j.sysarc.2013.10.002","volume":"60","author":"A Prost-Boucle","year":"2014","unstructured":"Prost-Boucle, A., Muller, O., Rousseau, F.: Fast and standalone design space exploration for high-level synthesis under resource constraints. J. Syst. Archit. 60(1), 79\u201393 (2014). doi:\n                    10.1016\/j.sysarc.2013.10.002","journal-title":"J. Syst. Archit."},{"key":"688_CR43","doi-asserted-by":"publisher","unstructured":"Rodrigues, R., Cardoso, J., Diniz, P.: A data-driven approach for pipelining sequences of data-dependent loops. In: Field-Programmable Custom Computing Machines, 2007. FCCM 2007. 15th Annual IEEE Symposium on, pp. 219\u2013228 (2007). doi:\n                    10.1109\/FCCM.2007.16","DOI":"10.1109\/FCCM.2007.16"},{"key":"688_CR44","unstructured":"Rupnow, K., Liang, Y., Li, Y., Min, D., Do, M., Chen, D.: High level synthesis of stereo matching: productivity, performance, and software constraints. In: Field-Programmable Technology (FPT), 2011 International Conference on IEEE (2011)"},{"issue":"2","key":"688_CR45","doi-asserted-by":"publisher","first-page":"137","DOI":"10.1007\/s11265-014-0912-1","volume":"81","author":"A Senturk","year":"2015","unstructured":"Senturk, A., Gok, M.: Sequential large multipliers on FPGAs. J. Signal Process. Syst. 81(2), 137\u2013152 (2015). doi:\n                    10.1007\/s11265-014-0912-1","journal-title":"J. Signal Process. Syst."},{"issue":"1","key":"688_CR46","doi-asserted-by":"publisher","first-page":"32","DOI":"10.1016\/j.sysarc.2013.09.012","volume":"60","author":"H Sidiropoulos","year":"2014","unstructured":"Sidiropoulos, H., Siozios, K., Soudris, D.: A novel 3-d FPGA architecture targeting communication intensive applications. J. Syst. Archit. 60(1), 32\u201339 (2014). doi:\n                    10.1016\/j.sysarc.2013.09.012","journal-title":"J. Syst. Archit."},{"key":"688_CR47","doi-asserted-by":"publisher","unstructured":"Sugimoto, N., Miyajima, T., Kuhara, T., Katuta, Y., Mitsuichi, T., Amano, H.: Artificial intelligence of blokus duo on FPGA using cyber work bench. In: Field-Programmable Technology (FPT), 2013 International Conference on, pp. 498\u2013501 (2013). doi:\n                    10.1109\/FPT.2013.6718427","DOI":"10.1109\/FPT.2013.6718427"},{"issue":"6","key":"688_CR48","doi-asserted-by":"publisher","first-page":"1129","DOI":"10.1007\/s10766-014-0327-4","volume":"43","author":"B Sukhwani","year":"2015","unstructured":"Sukhwani, B., Thoennes, M., Min, H., Dube, P., Brezzo, B., Asaad, S., Dillenberger, D.: A hardware\/software approach for database query acceleration with FPGAs. Int. J. Parallel Prog. 43(6), 1129\u20131159 (2015). doi:\n                    10.1007\/s10766-014-0327-4","journal-title":"Int. J. Parallel Prog."},{"key":"688_CR49","doi-asserted-by":"publisher","unstructured":"Sumit, G., Rajesh, G., Nikil\u00a0D., D., Alexandru, N.: SPARK: A Parallelizing Approach to the High-Level Synthesis of Digital Circuits. Springer, New York (2004). doi:\n                    10.1007\/b117058","DOI":"10.1007\/b117058"},{"key":"688_CR50","unstructured":"Synopsys, Inc.: Synphony C Compiler (2010). \n                    http:\/\/www.scanru.ru\/file_link.php?fid=831"},{"issue":"8","key":"688_CR51","doi-asserted-by":"publisher","first-page":"277","DOI":"10.1016\/j.sysarc.2012.06.002","volume":"58","author":"FJ Toledo-Moreo","year":"2012","unstructured":"Toledo-Moreo, F.J., Mart\u00ednez-\u00c1lvarez, J.J., Garrig\u00f3s-Guerrero, J., Ferr\u00e1ndez-Vicente, J.M.: FPGA-based architecture for the real-time computation of 2-d convolution with large kernel size. J. Syst. Archit. 58(8), 277\u2013285 (2012). doi:\n                    10.1016\/j.sysarc.2012.06.002","journal-title":"J. Syst. Archit."},{"issue":"3","key":"688_CR52","doi-asserted-by":"publisher","first-page":"379","DOI":"10.1109\/TCAD.1986.1270207","volume":"5","author":"CJ Tseng","year":"1986","unstructured":"Tseng, C.J., Siewiorek, D.: Automated synthesis of data paths in digital systems. Comput.-Aid. Des. Integr. Circuits Syst. IEEE Trans. 5(3), 379\u2013395 (1986). doi:\n                    10.1109\/TCAD.1986.1270207","journal-title":"Comput.-Aid. Des. Integr. Circuits Syst. IEEE Trans."},{"issue":"1","key":"688_CR53","doi-asserted-by":"publisher","first-page":"53","DOI":"10.1016\/j.sysarc.2013.12.001","volume":"60","author":"MA Vega-Rodr\u00edguez","year":"2014","unstructured":"Vega-Rodr\u00edguez, M.A.: Methodologies and tools for the design space exploration of embedded systems. J. Syst. Archit. 60(1), 53\u201354 (2014). doi:\n                    10.1016\/j.sysarc.2013.12.001","journal-title":"J. Syst. Archit."},{"key":"688_CR54","doi-asserted-by":"publisher","unstructured":"Villarreal, J., Park, A., Najjar, W., Halstead, R.: Designing modular hardware accelerators in c with roccc 2.0. In: Field-Programmable Custom Computing Machines (FCCM), 2010 18th IEEE Annual International Symposium on, pp. 127\u2013134 (2010). doi:\n                    10.1109\/FCCM.2010.28","DOI":"10.1109\/FCCM.20"},{"key":"688_CR55","unstructured":"Wakabayashi, K.: C-based behavioral synthesis and verification analysis on industrial design examples. In: Proceedings of the 2004 Asia and South Pacific Design Automation Conference. ASP-DAC \u201904, pp. 344\u2013348. IEEE Press, Piscataway, NJ, USA (2004)"},{"key":"688_CR56","doi-asserted-by":"publisher","unstructured":"Wakabayashi, K.: Cyberworkbench: integrated design environment based on c-based behavior synthesis and verification. In: VLSI Design, Automation and Test, 2005 (VLSI-TSA-DAT). 2005 IEEE VLSI-TSA International Symposium on, pp. 173\u2013176 (2005). doi:\n                    10.1109\/VDAT.2005.1500048","DOI":"10.1109\/VDAT.2005.1500048"},{"key":"688_CR57","unstructured":"Wang, G.: Catapult C Synthesis Work Flow Tutorial. ECE Department, Rice University, version 1.3 edn. (2010)"},{"key":"688_CR58","unstructured":"Xilinx: System Generator for DSP\u2014Getting Started Guide. Xilinx, ug639 (v 14.3) edn. (2012). \n                    http:\/\/www.xilinx.com\/support\/documentation\/sw_manuals\/xilinx14_5\/sysgen_gs.pdf"},{"key":"688_CR59","unstructured":"XILINX: Vivado Design Suite User Guide, ug902(2012.2) edn. (2012)"},{"key":"688_CR60","unstructured":"Xilinx: Introduction to FPGA design with vivado high-level synthesis. Tech. Rep. UG998 (v1.0), Xilinx (2013)"},{"key":"688_CR61","doi-asserted-by":"publisher","unstructured":"Yuki, T., Morvan, A., Derrien, S.: Derivation of efficient fsm from loop nests. In: Field-Programmable Technology (FPT), 2013 International Conference on, pp. 286\u2013293 (2013). doi:\n                    10.1109\/FPT.2013.6718367","DOI":"10.1109\/FPT.2013.6718367"},{"key":"688_CR62","doi-asserted-by":"publisher","unstructured":"Zhang, Z., Fan, Y., Jiang, W., Han, G., Yang, C., Cong, J.: Autopilot: a platform-based esl synthesis system. In: Coussy, P.,\u00a0Morawiec, A. (eds.) High-Level Synthesis, pp. 99\u2013112. Springer, Dordrecht (2008). doi:\n                    10.1007\/978-1-4020-8588-8_6","DOI":"10.1007\/978-1-4020-8588-8_6"},{"key":"688_CR63","doi-asserted-by":"publisher","unstructured":"Ziegler, H., Hall, M.W., Diniz, P.: Compiler-generated communication for pipelined fpga applications. In: Design Automation Conference, 2003. Proceedings, pp. 610\u2013615 (2003). doi:\n                    10.1109\/DAC.2003.1219091","DOI":"10.1109\/DAC.2003.1219091"},{"issue":"14","key":"688_CR64","doi-asserted-by":"publisher","first-page":"1625","DOI":"10.1002\/cpe.1913","volume":"24","author":"D Zou","year":"2012","unstructured":"Zou, D., Dou, Y., Xia, F.: Optimization schemes and performance evaluation of smith-waterman algorithm on cpu, gpu and fpga. Concurr. Comput. Pract. Exper. 24(14), 1625\u20131644 (2012). doi:\n                    10.1002\/cpe.1913","journal-title":"Concurr. Comput. Pract. Exper."}],"container-title":["Journal of Real-Time Image Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11554-017-0688-1.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11554-017-0688-1\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11554-017-0688-1.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,9]],"date-time":"2019-10-09T07:10:52Z","timestamp":1570605052000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11554-017-0688-1"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,4,11]]},"references-count":64,"journal-issue":{"issue":"5","published-print":{"date-parts":[[2019,10]]}},"alternative-id":["688"],"URL":"https:\/\/doi.org\/10.1007\/s11554-017-0688-1","relation":{},"ISSN":["1861-8200","1861-8219"],"issn-type":[{"type":"print","value":"1861-8200"},{"type":"electronic","value":"1861-8219"}],"subject":[],"published":{"date-parts":[[2017,4,11]]},"assertion":[{"value":"8 November 2016","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"2 April 2017","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"11 April 2017","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}