{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,22]],"date-time":"2026-04-22T19:29:12Z","timestamp":1776886152489,"version":"3.51.2"},"reference-count":37,"publisher":"Springer Science and Business Media LLC","issue":"5","license":[{"start":{"date-parts":[[2017,4,24]],"date-time":"2017-04-24T00:00:00Z","timestamp":1492992000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Real-Time Image Proc"],"published-print":{"date-parts":[[2019,10]]},"DOI":"10.1007\/s11554-017-0690-7","type":"journal-article","created":{"date-parts":[[2017,4,24]],"date-time":"2017-04-24T03:02:58Z","timestamp":1493002978000},"page":"1845-1858","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":4,"title":["An efficient and compact row buffer architecture on FPGA for real-time neighbourhood image processing"],"prefix":"10.1007","volume":"16","author":[{"given":"Majida","family":"Kazmi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Arshad","family":"Aziz","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pervez","family":"Akhtar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2017,4,24]]},"reference":[{"key":"690_CR1","volume-title":"Advanced Biomedical Image Analysis","author":"M Haidekker","year":"2011","unstructured":"Haidekker, M.: Advanced Biomedical Image Analysis. Wiley, New York (2011)"},{"issue":"1","key":"690_CR2","first-page":"1","volume":"14","author":"WSHM Wan Ahmad","year":"2015","unstructured":"Wan Ahmad, W.S.H.M., Zaki, W.M.D., Ahmad Fauzi, M.F.: Lung segmentation on standard and mobile chest radiographs using oriented Gaussian derivatives filter. BioMed. Eng. 14(1), 1\u201326 (2015)","journal-title":"BioMed. Eng."},{"key":"690_CR3","volume-title":"Image Processing, Analysis, and Machine Vision","author":"M Sonka","year":"2014","unstructured":"Sonka, M., Hlavac, V., Boyle, R.: Image Processing, Analysis, and Machine Vision. Cengage Learning, Boston (2014)"},{"issue":"5","key":"690_CR4","first-page":"371","volume":"31","author":"H Yang","year":"2014","unstructured":"Yang, H., Zhang, J., Sun, J., Yu, L.: Review of advanced FPGA architectures and technologies. J. Electron. 31(5), 371\u2013393 (2014)","journal-title":"J. Electron."},{"key":"690_CR5","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4614-1857-3","volume-title":"Video Surveillance for Sensor Platforms","author":"M Al Najjar","year":"2014","unstructured":"Al Najjar, M., Ghantous, M., Bayoumi, M.: Video Surveillance for Sensor Platforms. Springer, Berlin (2014)"},{"issue":"11","key":"690_CR6","doi-asserted-by":"publisher","first-page":"e0166,056","DOI":"10.1371\/journal.pone.0166056","volume":"11","author":"M Kazmi","year":"2016","unstructured":"Kazmi, M., Aziz, A., Akhtar, P., Ikram, N.: A low cost structurally optimized design for diverse filter types. PLoS ONE 11(11), e0166,056 (2016)","journal-title":"PLoS ONE"},{"issue":"3","key":"690_CR7","doi-asserted-by":"publisher","first-page":"177","DOI":"10.1016\/j.rti.2004.06.001","volume":"10","author":"C Torres-Huitzil","year":"2004","unstructured":"Torres-Huitzil, C., Arias-Estrada, M.: Real-time image processing with a compact FPGA-based systolic architecture. Real-Time Imaging 10(3), 177\u2013187 (2004)","journal-title":"Real-Time Imaging"},{"key":"690_CR8","doi-asserted-by":"publisher","first-page":"53","DOI":"10.1016\/j.micpro.2015.11.013","volume":"40","author":"J Vourvoulakis","year":"2016","unstructured":"Vourvoulakis, J., Kalomiros, J., Lygouras, J.: Fully pipelined FPGA-based architecture for real-time SIFT extraction. Microprocess. Microsyst. 40, 53\u201373 (2016)","journal-title":"Microprocess. Microsyst."},{"issue":"1","key":"690_CR9","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/2659000","volume":"8","author":"P Cooke","year":"2015","unstructured":"Cooke, P., Fowers, J., Brown, G., Stitt, G.: A tradeoff analysis of FPGAs, GPUs, and multicores for sliding-window applications. ACM Trans. Reconfig. Technol. Syst. 8(1), 1\u201324 (2015). doi:\n                    10.1145\/2659000","journal-title":"ACM Trans. Reconfig. Technol. Syst."},{"issue":"7","key":"690_CR10","doi-asserted-by":"publisher","first-page":"999","DOI":"10.1109\/TC.2011.120","volume":"61","author":"K Pauwels","year":"2012","unstructured":"Pauwels, K., Tomasi, M., Alonso, J.D., Ros, E., Van Hulle, M.M.: A comparison of FPGA and GPU for real-time phase-based optical flow, stereo, and local image features. IEEE Trans. Comput. 61(7), 999\u20131012 (2012)","journal-title":"IEEE Trans. Comput."},{"key":"690_CR11","doi-asserted-by":"publisher","DOI":"10.1002\/9780470828519","volume-title":"Design for Embedded Image Processing on FPGAs","author":"DG Bailey","year":"2011","unstructured":"Bailey, D.G.: Design for Embedded Image Processing on FPGAs. Wiley, New York (2011)"},{"issue":"3","key":"690_CR12","doi-asserted-by":"publisher","first-page":"305","DOI":"10.1109\/TCAD.2009.2013541","volume":"28","author":"Q Liu","year":"2009","unstructured":"Liu, Q., Constantinides, G.A., Masselos, K., Cheung, P.: Combining data reuse with data-level parallelization for FPGA-targeted hardware compilation: a geometric programming framework. IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. 28(3), 305\u2013315 (2009)","journal-title":"IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."},{"issue":"3","key":"690_CR13","doi-asserted-by":"publisher","first-page":"299","DOI":"10.1109\/92.784091","volume":"7","author":"B Bosi","year":"1999","unstructured":"Bosi, B., Bois, G., Savaria, Y.: Reconfigurable pipelined 2-d convolvers for fast digital signal processing. IEEE Trans. Very Large Scale Integr. Syst. 7(3), 299\u2013308 (1999)","journal-title":"IEEE Trans. Very Large Scale Integr. Syst."},{"issue":"2","key":"690_CR14","doi-asserted-by":"publisher","first-page":"105","DOI":"10.1109\/TCSII.2005.857091","volume":"53","author":"F Cardells-Tormo","year":"2006","unstructured":"Cardells-Tormo, F., Molinet, P.L.: Area-efficient 2-D shift-variant convolvers for FPGA-based digital image processing. IEEE Trans. Circuits Syst. II Express Briefs 53(2), 105\u2013109 (2006)","journal-title":"IEEE Trans. Circuits Syst. II Express Briefs"},{"issue":"2","key":"690_CR15","doi-asserted-by":"publisher","first-page":"200","DOI":"10.1109\/TCSII.2006.886898","volume":"54","author":"H Zhang","year":"2007","unstructured":"Zhang, H., Xia, M., Hu, G.: A multiwindow partial buffering scheme for FPGA-based 2-D convolvers. IEEE Trans. Circuits Syst. II: Express Briefs 54(2), 200\u2013204 (2007)","journal-title":"IEEE Trans. Circuits Syst. II: Express Briefs"},{"issue":"3","key":"690_CR16","doi-asserted-by":"publisher","first-page":"173","DOI":"10.1007\/s11554-011-0201-1","volume":"7","author":"TP Cao","year":"2012","unstructured":"Cao, T.P., Elton, D., Deng, G.: Fast buffering for FPGA implementation of vision-based object recognition systems. J. Real-Time Image Proc. 7(3), 173\u2013183 (2012)","journal-title":"J. Real-Time Image Proc."},{"issue":"3","key":"690_CR17","doi-asserted-by":"publisher","first-page":"137","DOI":"10.5121\/sipij.2011.2312","volume":"2","author":"M Schmidt","year":"2011","unstructured":"Schmidt, M., Reichenbach, M., Loos, A., Fey, D.: A smart camera processing pipeline for image applications utilizing marching pixels. Signal Image Process. Int. J. 2(3), 137\u2013156 (2011)","journal-title":"Signal Image Process. Int. J."},{"key":"690_CR18","unstructured":"Wiatr, K., Jamro, E.: Implementation image data convolutions operations in FPGA reconfigurable structures for real-time vision systems. In: International Conference on Information Technology: Coding and Computing, 2000. Proceedings. IEEE, pp. 152\u2013157 (2000)"},{"issue":"1","key":"690_CR19","doi-asserted-by":"publisher","first-page":"77","DOI":"10.1023\/A:1011196613858","volume":"19","author":"X Liang","year":"2001","unstructured":"Liang, X., Jean, J., Tomko, K.: Data buffering and allocation in mapping generalized template matching on reconfigurable systems. J. Supercomput. 19(1), 77\u201391 (2001)","journal-title":"J. Supercomput."},{"key":"690_CR20","unstructured":"Moore, C.T., Devos, H., Stroobandt, D.: Optimizing the FPGA memory design for a sobel edge detector. In: 20th Annual Workshop on Circuits, Systems and Signal Processing (ProRISC 2009), STW Technology Foundation, pp. 496\u2013499 (2009)"},{"key":"690_CR21","unstructured":"(2013) 7 Series FPGAs Memory Resources, user guide, v1.10 ed. Tech. rep., Xilinx"},{"key":"690_CR22","doi-asserted-by":"crossref","unstructured":"Holzer, M., Schumacher, F., Greiner, T., Rosenstiel, W.: Optimized hardware architecture of a smart camera with novel cyclic image line storage structures for morphological raster scan image processing. In: 2012 IEEE International Conference on Emerging Signal Processing Applications (ESPA). IEEE, pp. 83\u201386 (2012)","DOI":"10.1109\/ESPA.2012.6152451"},{"key":"690_CR23","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-15816-2","volume-title":"Biomedical Image Processing","author":"TM Deserno","year":"2011","unstructured":"Deserno, T.M.: Biomedical Image Processing. Springer, Berlin (2011)"},{"issue":"12","key":"690_CR24","doi-asserted-by":"publisher","first-page":"1797","DOI":"10.1109\/TCSVT.2010.2087590","volume":"20","author":"M Tomasi","year":"2010","unstructured":"Tomasi, M., Vanegas, M., Barranco, F., Diaz, J., Ros, E.: High-performance optical-flow architecture based on a multi-scale, multi-orientation phase-based model. IEEE Trans. Circuits Syst. Video Technol. 20(12), 1797\u20131807 (2010)","journal-title":"IEEE Trans. Circuits Syst. Video Technol."},{"key":"690_CR25","unstructured":"(2002) Virtex-E 1.8 V Field Programmable Gate Array v2.3. Tech. rep., Xilinx"},{"key":"690_CR26","unstructured":"(2003) Spartan-II, FPGA Family: Complete Data Sheet v2.5. Tech. rep., Altera Corp"},{"key":"690_CR27","unstructured":"(2012) Virtex 5 FPGA User Guide v5.4. Tech. rep., Xilinx"},{"key":"690_CR28","unstructured":"(2012) XST User Guide for Virtex-6, Spartan-6, and 7 Series Device. Tech. rep., Xilinx"},{"key":"690_CR29","unstructured":"(2015) Stratix V, Device Overview. Tech. rep., Altera Corp"},{"key":"690_CR30","unstructured":"(2016) Virtex UltraScale FPGAs Data Sheet: DC and AC Switching Characteristics v1.7.1. Tech. rep., Xilinx"},{"key":"690_CR31","unstructured":"Wakin, M.: Standard Test Images, University of Michigan. \n                    http:\/\/www.ece.rice.edu\/wakin\/images\/\n                    \n                   (2003)"},{"key":"690_CR32","unstructured":"(2014) Artix 7 FPGA Data Sheet: DC and Switching Characteristics. Tech. rep., Xilinx"},{"key":"690_CR33","unstructured":"(2013) ISE Design Suite 14: Release Notes, Installation and Licensing. Tech. rep., Xilinx"},{"key":"690_CR34","doi-asserted-by":"crossref","unstructured":"Holzer, M., Schumacher, F., Flores, I., Greiner, T., Rosenstiel, W.: A real time video processing framework for hardware realization of neighborhood operations with FPGAs. In: 2011 21st International Conference Radioelektronika (RADIOELEKTRONIKA). IEEE, pp. 1\u20134 (2011)","DOI":"10.1109\/RADIOELEK.2011.5936393"},{"key":"690_CR35","unstructured":"Chapman, K.: Multiplexer design techniques for datapath performance with minimized routing resources (2012)"},{"issue":"1","key":"690_CR36","doi-asserted-by":"publisher","first-page":"3","DOI":"10.1145\/1661438.1661441","volume":"3","author":"S Drimer","year":"2010","unstructured":"Drimer, S., Gneysu, T., Paar, C.: DSPs, BRAMs, and a pinch of logic: extended recipes for AES on FPGAs. ACM Trans. Reconfig. Technol. Syst. 3(1), 3 (2010)","journal-title":"ACM Trans. Reconfig. Technol. Syst."},{"key":"690_CR37","unstructured":"Sedcole, N.P.: Reconfigurable platform-based design in FPGAs for video image processing. Ph.D. thesis, University of London (2006)"}],"container-title":["Journal of Real-Time Image Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11554-017-0690-7.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11554-017-0690-7\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11554-017-0690-7.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,9]],"date-time":"2019-10-09T07:11:40Z","timestamp":1570605100000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11554-017-0690-7"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,4,24]]},"references-count":37,"journal-issue":{"issue":"5","published-print":{"date-parts":[[2019,10]]}},"alternative-id":["690"],"URL":"https:\/\/doi.org\/10.1007\/s11554-017-0690-7","relation":{},"ISSN":["1861-8200","1861-8219"],"issn-type":[{"value":"1861-8200","type":"print"},{"value":"1861-8219","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,4,24]]},"assertion":[{"value":"22 September 2016","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"10 April 2017","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"24 April 2017","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}