{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T13:39:18Z","timestamp":1740145158876,"version":"3.37.3"},"reference-count":33,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[2017,10,4]],"date-time":"2017-10-04T00:00:00Z","timestamp":1507075200000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Real-Time Image Proc"],"published-print":{"date-parts":[[2018,3]]},"DOI":"10.1007\/s11554-017-0722-3","type":"journal-article","created":{"date-parts":[[2017,10,4]],"date-time":"2017-10-04T07:47:32Z","timestamp":1507103252000},"page":"701-712","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":10,"title":["High-level synthesis for FPGAs: code optimization strategies for real-time image processing"],"prefix":"10.1007","volume":"14","author":[{"given":"Chao","family":"Li","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yanjing","family":"Bi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yannick","family":"Benezeth","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5911-2010","authenticated-orcid":false,"given":"Dominique","family":"Ginhac","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fan","family":"Yang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2017,10,4]]},"reference":[{"issue":"9","key":"722_CR1","doi-asserted-by":"crossref","first-page":"1045","DOI":"10.1109\/TVCG.2015.2413775","volume":"21","author":"H Wang","year":"2015","unstructured":"Wang, H., Zhang, N., Crput, J.C., Moreau, J., Ruichek, Y.: Parallel structured mesh generation with disparity maps by gpu implementation. IEEE Trans. Visual Comput. Graph. 21(9), 1045\u20131057 (2015)","journal-title":"IEEE Trans. Visual Comput. Graph."},{"key":"722_CR2","unstructured":"Wang, H.: Cellular matrix for parallel k-means and local search to Euclidean grid matching. Theses, Universit\u00e9 de Technologie de Belfort-Montb\u00e9liard. https:\/\/tel.archives-ouvertes.fr\/tel-01265951 (December 2015)"},{"key":"722_CR3","doi-asserted-by":"publisher","unstructured":"Li, C., Brost, V., Benezeth, Y., Marzani, F., Yang, F.: Design and evaluation of a parallel and optimized light-tissue interaction-based method for fast skin lesion assessment. J Real Time Image Process. 1\u201314 (2015). doi: 10.1007\/s11554-015-0494-6","DOI":"10.1007\/s11554-015-0494-6"},{"key":"722_CR4","unstructured":"Li, C., Balla-Arab\u00e9, S., Yang, F.: Embedded multi-spectral image processing for real-time medical application. J. Syst. Archit. 64, 26\u201336. (2015). http:\/\/www.sciencedirect.com\/science\/article\/pii\/S1383762115001526"},{"key":"722_CR5","doi-asserted-by":"crossref","unstructured":"Li, C., Balla-Arab\u00e9, S., Ginhac, D., Yang, F.: Embedded implementation of vhr satellite image segmentation. Sensors 16(6), 771 (2016). http:\/\/www.mdpi.com\/1424-8220\/16\/6\/771","DOI":"10.3390\/s16060771"},{"issue":"1","key":"722_CR6","doi-asserted-by":"crossref","first-page":"37","DOI":"10.1587\/essfr.6.37","volume":"6","author":"K Wakabayashi","year":"2012","unstructured":"Wakabayashi, K.: Use of high-level synthesis to generate hardware from software. IEICE ESS Fundam. Rev. 6(1), 37\u201350 (2012)","journal-title":"IEICE ESS Fundam. Rev."},{"issue":"4","key":"722_CR7","doi-asserted-by":"crossref","first-page":"473","DOI":"10.1109\/TCAD.2011.2110592","volume":"30","author":"J Cong","year":"2011","unstructured":"Cong, J., Liu, B., Neuendorffer, S., Noguera, J., Vissers, K., Zhang, Z.: High-level synthesis for FPGAS: from prototyping to deployment. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 30(4), 473\u2013491 (2011)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"issue":"7","key":"722_CR8","doi-asserted-by":"crossref","first-page":"1392","DOI":"10.1587\/transfun.E98.A.1392","volume":"E98.A","author":"F Koichi","year":"2015","unstructured":"Koichi, F., Kazushi, K., Shin-ya, A., Masao, Y., Togawa, N.: A floorplan-driven high-level synthesis algorithm for multiplexer reduction targeting fpga designs. IEICE Trans. Fundam. Electron. Commun. Comput. Sci. E98.A(7), 1392\u20131405 (2015)","journal-title":"IEICE Trans. Fundam. Electron. Commun. Comput. Sci."},{"key":"722_CR9","doi-asserted-by":"publisher","unstructured":"Cong, J., Liu, B., Prabhakar, R., Zhang, P.: A study on the impact of compiler optimizations on high-level synthesis. In: Kasahara, H., Kimura, K. (eds.) Languages and Compilers for Parallel Computing, Series Lecture Notes in Computer Science, vol. 7760, pp. 143\u2013157. Springer, Berlin (2013). doi: 10.1007\/978-3-642-37658-0_10","DOI":"10.1007\/978-3-642-37658-0_10"},{"issue":"12","key":"722_CR10","doi-asserted-by":"crossref","first-page":"2689","DOI":"10.1587\/transfun.E96.A.2689","volume":"E96.A","author":"I Keisuke","year":"2013","unstructured":"Keisuke, I., Mineo, K.: Dual-edge-triggered flip-flop-based high-level synthesis with programmable duty cycle. IEICE Trans. Fundam. Electron. Commun. Comput. Sci. E96.A(12), 2689\u20132697 (2013)","journal-title":"IEICE Trans. Fundam. Electron. Commun. Comput. Sci."},{"key":"722_CR11","unstructured":"Vivado Design Suite User Guide, Ug902 (2012.2)\u00a0ed., XILINX, (July 2012)"},{"key":"722_CR12","unstructured":"Wang, G.: Catapult C Synthesis Work Flow Tutorial, Version 1.3\u00a0ed., ECE Department, Rice University (October 2010)"},{"key":"722_CR13","unstructured":"Wakabayashi, K.: C-based behavioral synthesis and verification analysis on industrial design examples. In: Proceedings of the 2004 Asia and South Pacific Design Automation Conference, Series ASP-DAC \u201904, pp. 344\u2013348. IEEE Press, Piscataway (2004). http:\/\/dl.acm.org\/citation.cfm?id=1015090.1015177"},{"key":"722_CR14","doi-asserted-by":"crossref","unstructured":"Villarreal, J., Park, A., Najjar, W., Halstead, R.: Designing modular hardware accelerators in c with ROCCC 2.0. In: 2010 18th IEEE Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM), pp. 127\u2013134 (May 2010)","DOI":"10.1109\/FCCM.2010.28"},{"key":"722_CR15","doi-asserted-by":"publisher","unstructured":"Liang, Y., Rupnow, K., Li, Y., Min, D., Do, M.N., Chen, D.: High-level synthesis: productivity, performance, and software constraints. J. Electr. Comput. Eng., 2012, 14 (2012), article ID 649057. doi: 10.1155\/2012\/649057","DOI":"10.1155\/2012\/649057"},{"key":"722_CR16","doi-asserted-by":"crossref","unstructured":"Cong, J., Huang, M., Zou, Y.: Accelerating fluid registration algorithm on multi-FPGA platforms. In: 2011 International Conference on Field Programmable Logic and Applications (FPL), pp. 50\u201357 (September 2011)","DOI":"10.1109\/FPL.2011.20"},{"key":"722_CR17","doi-asserted-by":"crossref","unstructured":"Rupnow, K., Liang, Y., Li, Y., Min, D., Do, M., Chen, D.: High level synthesis of stereo matching: productivity, performance, and software constraints. In: 2011 International Conference on Field-Programmable Technology (FPT). IEEE (2011)","DOI":"10.1109\/FPT.2011.6132716"},{"key":"722_CR18","doi-asserted-by":"crossref","unstructured":"Rodrigues, R., Cardoso, J., Diniz, P.: A data-driven approach for pipelining sequences of data-dependent loops. In: 15th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, 2007. FCCM 2007, pp. 219\u2013228 (April 2007)","DOI":"10.1109\/FCCM.2007.16"},{"key":"722_CR19","unstructured":"Ziegler, H., Hall, M.\u00a0W., Diniz, P.: Compiler-generated communication for pipelined FPGA applications. In: Design Automation Conference, 2003. Proceedings, pp. 610\u2013615 (June 2003)"},{"key":"722_CR20","doi-asserted-by":"crossref","unstructured":"Cong, J., Fan, Y., Han, G., Jiang, W., Zhang, Z.: Behavior and communication co-optimization for systems with sequential communication media. In Design Automation Conference, 2006 43rd ACM\/IEEE, pp. 675\u2013678 (2006)","DOI":"10.1145\/1146909.1147080"},{"key":"722_CR21","unstructured":"Li, P., Pouchet, L.-N., Cong, J.: Throughput optimization for high-level synthesis using resource constraints. In: IMPACT 2014. Fourth International Workshop on Polyhedral Compilation Techniques. In conjunction with HiPEAC 2014, Vienna, Austria (January 20, 2014)"},{"issue":"3","key":"722_CR22","doi-asserted-by":"publisher","first-page":"14:1","DOI":"10.1145\/2629547","volume":"8","author":"Q Huang","year":"2015","unstructured":"Huang, Q., Lian, R., Canis, A., Choi, J., Xi, R., Calagar, N., Brown, S., Anderson, J.: The effect of compiler optimizations on high-level synthesis-generated hardware. ACM Trans. Reconfigurable Technol. Syst. 8(3), 14:1\u201314:26 (2015). doi: 10.1145\/2629547","journal-title":"ACM Trans. Reconfigurable Technol. Syst."},{"key":"722_CR23","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4615-3636-9","volume-title":"High-Level Synthesis: Introduction to Chip and System Design","author":"DD Gajski","year":"1992","unstructured":"Gajski, D.D., Dutt, N.D., Wu, A.C.H., Lin, S.Y.L.: High-Level Synthesis: Introduction to Chip and System Design. Springer, New York (1992)"},{"issue":"6","key":"722_CR24","doi-asserted-by":"crossref","first-page":"55","DOI":"10.1109\/MSP.2009.934117","volume":"26","author":"M Mehrara","year":"2009","unstructured":"Mehrara, M., Jablin, T., Upton, D., August, D., Hazelwood, K., Mahlke, S.: Multicore compilation strategies and challenges. Sig. Process. Mag. IEEE 26(6), 55\u201363 (2009)","journal-title":"Sig. Process. Mag. IEEE"},{"key":"722_CR25","doi-asserted-by":"publisher","unstructured":"Ahn, J.H., Erez, M., Dally, W.J.: Tradeoff between data-, instruction-, and thread-level parallelism in stream processors. In: Proceedings of the 21st Annual International Conference on Supercomputing, Series ICS \u201907, pp. 126\u2013137. ACM, New York (2007). doi: 10.1145\/1274971.1274991","DOI":"10.1145\/1274971.1274991"},{"key":"722_CR26","unstructured":"Xilinx: Introduction to FPGA design with vivado high-level synthesis. Xilinx, Technical Report UG998 (v1.0) (July 2013)"},{"key":"722_CR27","doi-asserted-by":"publisher","unstructured":"Zuo, W., Liang, Y., Li, P., Rupnow, K., Chen, D., Cong, J.: Improving high level synthesis optimization opportunity through polyhedral transformations. In: Proceedings of the ACM\/SIGDA International Symposium on Field Programmable Gate Arrays, Series FPGA \u201913, pp. 9\u201318. ACM, New York (2013). doi: 10.1145\/2435264.2435271","DOI":"10.1145\/2435264.2435271"},{"key":"722_CR28","unstructured":"Pouchet, L.-N.: PoCC. The Polyhedral Compiler Collection., version 1.2 ed., on line, Computer Science Department, University of California Los Angeles, 4731L Boelter Hall, Los Angeles, CA 90095. http:\/\/www.cs.ucla.edu\/pouchet\/software\/pocc\/"},{"key":"722_CR29","unstructured":"Steven\u00a0Derrien, A.M., Kumar, A.: S2s4hls-sp1 progress report. INRIA\u2014University of Rennes 1, INRIA\u2014ENS Cachan and INRIA\u2014LIP, Technical Report (2008)"},{"key":"722_CR30","doi-asserted-by":"crossref","unstructured":"Morvan, A., Derrien, S., Quinton, P.: Efficient nested loop pipelining in high level synthesis using polyhedral bubble insertion. In: 2011 International Conference on Field-Programmable Technology (FPT), pp. 1\u201310 (December 2011)","DOI":"10.1109\/FPT.2011.6132715"},{"key":"722_CR31","doi-asserted-by":"crossref","unstructured":"Alle, M., Morvan, A., Derrien, S.: Runtime dependency analysis for loop pipelining in high-level synthesis. In: Design Automation Conference (DAC), 2013 50th ACM\/EDAC\/IEEE, pp. 1\u201310 (May 2013)","DOI":"10.1145\/2463209.2488796"},{"key":"722_CR32","unstructured":"Vivado Design Suite Tutorial, Ug871(v2012.2)\u00a0ed., XILINX (February 2012)"},{"key":"722_CR33","unstructured":"Lee, J.-H., Hsu, Y.-C., Lin, Y.-L.: A new integer linear programming formulation for the scheduling problem in data path synthesis. In: 1989 IEEE International Conference on Computer-Aided Design, 1989. ICCAD-89. Digest of Technical Papers, pp. 20\u201323 (November 1989)"}],"container-title":["Journal of Real-Time Image Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11554-017-0722-3\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11554-017-0722-3.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11554-017-0722-3.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,4]],"date-time":"2019-10-04T03:25:24Z","timestamp":1570159524000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11554-017-0722-3"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,10,4]]},"references-count":33,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2018,3]]}},"alternative-id":["722"],"URL":"https:\/\/doi.org\/10.1007\/s11554-017-0722-3","relation":{},"ISSN":["1861-8200","1861-8219"],"issn-type":[{"type":"print","value":"1861-8200"},{"type":"electronic","value":"1861-8219"}],"subject":[],"published":{"date-parts":[[2017,10,4]]}}}