{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,26]],"date-time":"2025-06-26T20:10:10Z","timestamp":1750968610156,"version":"3.41.0"},"reference-count":31,"publisher":"Springer Science and Business Media LLC","issue":"6","license":[{"start":{"date-parts":[[2017,10,28]],"date-time":"2017-10-28T00:00:00Z","timestamp":1509148800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"funder":[{"DOI":"10.13039\/501100003725","name":"National Research Foundation of Korea","doi-asserted-by":"publisher","award":["NRF-2014R1A2A1A11052210","NRF-2014R1A2A1A11052210"],"award-info":[{"award-number":["NRF-2014R1A2A1A11052210","NRF-2014R1A2A1A11052210"]}],"id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003621","name":"Ministry of Science, ICT and Future Planning","doi-asserted-by":"publisher","award":["IITP-2017-2016-0-00288"],"award-info":[{"award-number":["IITP-2017-2016-0-00288"]}],"id":[{"id":"10.13039\/501100003621","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Real-Time Image Proc"],"published-print":{"date-parts":[[2019,12]]},"DOI":"10.1007\/s11554-017-0729-9","type":"journal-article","created":{"date-parts":[[2017,10,28]],"date-time":"2017-10-28T04:55:24Z","timestamp":1509166524000},"page":"2173-2187","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Software pipelining with CGA and proposed intrinsics on a reconfigurable processor for HEVC decoders"],"prefix":"10.1007","volume":"16","author":[{"given":"Yong-Jo","family":"Ahn","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jonghun","family":"Yoo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hyun-Ho","family":"Jo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Donggyu","family":"Sim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2017,10,28]]},"reference":[{"issue":"12","key":"729_CR1","doi-asserted-by":"publisher","first-page":"1649","DOI":"10.1109\/TCSVT.2012.2221191","volume":"22","author":"G Sullivan","year":"2012","unstructured":"Sullivan, G., Ohm, J., Han, W.-J., Wiegand, T.: Overview of the high efficiency video coding (HEVC) standard. IEEE Trans. Circuits Syst. Video Technol. 22(12), 1649\u20131668 (2012)","journal-title":"IEEE Trans. Circuits Syst. Video Technol."},{"issue":"4","key":"729_CR2","doi-asserted-by":"publisher","first-page":"231","DOI":"10.5573\/IEIESPC.2015.4.4.231","volume":"4","author":"Y-J Ahn","year":"2015","unstructured":"Ahn, Y.-J., Ryu, H., Sim, D., Kang, J.-W.: Analysis of screen content coding based on HEVC. IEIE Trans. Smart Process. Comput. 4(4), 231\u2013236 (2015)","journal-title":"IEIE Trans. Smart Process. Comput."},{"key":"729_CR3","doi-asserted-by":"crossref","unstructured":"Viitanen, M., Vanne, J., Hamalainen, T.D., Gabouj, M.: Complexity analysis of next-generation HEVC decoder. In: Proceedings on IEEE International Symposium Circuits and System (ISCAS), pp. 882\u2013885 (2012)","DOI":"10.1109\/ISCAS.2012.6272182"},{"issue":"12","key":"729_CR4","doi-asserted-by":"publisher","first-page":"1885","DOI":"10.1109\/TCSVT.2012.2223013","volume":"22","author":"J Vanne","year":"2012","unstructured":"Vanne, J., Vitanen, M., Hamalainen, T.D., Hallapuro, A.: Comparative rate-distortion-complexity analysis of HEVC and AVC video codecs. IEEE Trans. Circuits Syst. Video Technol. 22(12), 1885\u20131898 (2012)","journal-title":"IEEE Trans. Circuits Syst. Video Technol."},{"key":"729_CR5","doi-asserted-by":"crossref","unstructured":"Yan, L., Duan, Y., Sun, J., Guo, Z.: Implementation of HEVC decoder on x86 processors with SIMD optimization. In: IEEE Visual Communications and Image Processing (VCIP), pp. 1\u20136 (2012)","DOI":"10.1109\/VCIP.2012.6410845"},{"issue":"1","key":"729_CR6","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1186\/1687-5281-2013-23","volume":"2013","author":"J Seo","year":"2013","unstructured":"Seo, J., Jo, H., Sim, D., Kim, D., Song, J.: Fast CAVLD of H.264\/AVC on bitstream decoding processor. EURASIP J. Image Video Process. 2013(1), 1\u201314 (2013)","journal-title":"EURASIP J. Image Video Process."},{"issue":"1","key":"729_CR7","doi-asserted-by":"publisher","first-page":"28","DOI":"10.5573\/IEIESPC.2015.4.1.028","volume":"4","author":"H Ryu","year":"2015","unstructured":"Ryu, H., Ahn, Y.-J., Mok, J.-S., Sim, D.: Performance analysis of HEVC paralleization methods for high-resolution videos. IEIE Trans. Smart Process. Comput. 4(1), 28\u201334 (2015)","journal-title":"IEIE Trans. Smart Process. Comput."},{"key":"729_CR8","unstructured":"Chen, T.W., Huang, Y.W., Chen, T.C., Chen, Y.H., Tsai, C.Y., Chen, L.G.: Architecture design of H.264\/AVC decoder with hybrid task pipelining for high definition videos. In: Proceedings on IEEE International Symposium Circuits and System (ISCAS), pp. 2931\u20132934 (2005)"},{"issue":"2","key":"729_CR9","doi-asserted-by":"publisher","first-page":"73","DOI":"10.1049\/iet-cdt.2009.0070","volume":"5","author":"JL Nunez-Yanez","year":"2011","unstructured":"Nunez-Yanez, J.L., Spiteri, T., Vafiadis, G.: Multi-standard reconfigurable motion estimation processor for hybrid video codecs. IET Comput. Digit. Tech. 5(2), 73\u201385 (2011)","journal-title":"IET Comput. Digit. Tech."},{"key":"729_CR10","unstructured":"Wang, Y., Liu, L., Yin, S., Zhu, M., Cao, P., Wang, J., Wei, S.: On-chip memory hierarchy in one coarse-grained reconfigurable time and data-reference time. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. (2013)"},{"issue":"18","key":"729_CR11","doi-asserted-by":"publisher","first-page":"4438","DOI":"10.1109\/TSP.2013.2270465","volume":"61","author":"C Mei","year":"2013","unstructured":"Mei, C., Li, M., Cao, P., Amin, A., Li, C., Yang, J., Dejonghe, A., Perre, L.V., Shi, L., Pollin, S.: Exploration of full HD media decoding on a software defined radio baseband processor. IEEE Trans. Signal Process. 61(18), 4438\u20134449 (2013)","journal-title":"IEEE Trans. Signal Process."},{"key":"729_CR12","doi-asserted-by":"crossref","unstructured":"Kim, S., Lee, J., Yang, J., Sunwoo, M., Oh, S.: Novel instructions and their hardware architecture for video signal processing. In: Proceedings on IEEE International Symposium Circuits and Systems (ISCAS), pp. 3323\u20133326 (2005)","DOI":"10.1109\/ISCAS.2005.1465339"},{"key":"729_CR13","doi-asserted-by":"crossref","unstructured":"Kim, H., Ahn, M., Stratton, J.A., Hwu, W.W.: Design evaluation of openCL compiler framework for coarse-grained reconfigurable arrays. In: Proceedings of IEEE International Conference on Field-Programmable Technology (FPT), pp. 313\u2013320, Seoul, KR (2012)","DOI":"10.1109\/FPT.2012.6412155"},{"key":"729_CR14","unstructured":"Lee, J., Byun, K., Eum, N.: ASIP for multi-standard video decoding. In: International Conference on Advances in Circuits, Electronics and Micro-electronics, pp. 37\u201342 (2012)"},{"issue":"2","key":"729_CR15","doi-asserted-by":"publisher","first-page":"163","DOI":"10.1007\/s11265-013-0853-0","volume":"80","author":"H-H Jo","year":"2013","unstructured":"Jo, H.-H., Ahn, Y.-J., Kang, D.-B., Ji, B., Sim, D.-G.: Flexible multi-core platform for a multiple-format video decoder. J. Signal Process. Syst. Signal Image Video Technol. 80(2), 163\u2013179 (2013)","journal-title":"J. Signal Process. Syst. Signal Image Video Technol."},{"key":"729_CR16","doi-asserted-by":"crossref","unstructured":"Maiti, K., Pasupuleti, S.K., Gadde, R.N., Lee, S.J.: Efficient deblocking filter implementation on reconfigurable processor. In: 2016 IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP), Shanghai, pp. 1050\u20131054 (2016)","DOI":"10.1109\/ICASSP.2016.7471836"},{"key":"729_CR17","unstructured":"Real-time hardware decoding on FPGAs developed at Fraunhofer Institute for Telecommunications, Heinrich Hertz Institute. https:\/\/www.hhi.fraunhofer.de\/en\/departments\/vca\/technologies-and-solutions\/hevc-software-and-hardware-solutions\/hevc-4k-real-time-hardware-decoder.html"},{"issue":"2","key":"729_CR18","first-page":"24","volume":"13","author":"S Brown","year":"2002","unstructured":"Brown, S., Rose, J.: FPGAs and CPLDs: a tutorial. IEEE Des. Test Comput. 13(2), 24\u201357 (2002)","journal-title":"IEEE Des. Test Comput."},{"issue":"4","key":"729_CR19","doi-asserted-by":"publisher","first-page":"1810","DOI":"10.1109\/TIE.2007.898279","volume":"54","author":"JJ Rodriguez-Andian","year":"2007","unstructured":"Rodriguez-Andian, J.J., Moure, M.J., Valdes, M.D.: Features, design tools, and application domains of FPGAs. IEEE Trans. Ind. Electron. 54(4), 1810\u20131823 (2007)","journal-title":"IEEE Trans. Ind. Electron."},{"issue":"6","key":"729_CR20","doi-asserted-by":"publisher","first-page":"353","DOI":"10.5573\/IEIESPC.2014.3.6.353","volume":"3","author":"S Park","year":"2014","unstructured":"Park, S., Kim, H., Byun, K.: High performance and FPGA implementation of scalable video encoder. IEIE Trans. Smart Process. Comput. 3(6), 353\u2013357 (2014)","journal-title":"IEIE Trans. Smart Process. Comput."},{"issue":"12","key":"729_CR21","doi-asserted-by":"publisher","first-page":"1697","DOI":"10.1109\/TCSVT.2012.2223011","volume":"22","author":"I-K Kim","year":"2012","unstructured":"Kim, I.-K., Min, J., Lee, T., Han, W.-J., Park, J.H.: Block partitioning structure in the HEVC standard. IEEE Trans. Circuits Syst. Video Technol. 22(12), 1697\u20131706 (2012)","journal-title":"IEEE Trans. Circuits Syst. Video Technol."},{"key":"729_CR22","doi-asserted-by":"crossref","unstructured":"Ahn, Y.-J., Han, W.-J., Sim, D.G.: Study of decoder complexity for HEVC and AVC standards based on tool-by-tool comparison. In: SPIE Application of Digital Processing XXXV, Proceedings of SPIE, vol. 8499, pp. 8499\u20138432, San Diego, CA (2012)","DOI":"10.1117\/12.954123"},{"issue":"12","key":"729_CR23","doi-asserted-by":"publisher","first-page":"1685","DOI":"10.1109\/TCSVT.2012.2221255","volume":"22","author":"F Bossen","year":"2012","unstructured":"Bossen, F., Bross, B., Suhring, K., Flynn, D.: HEVC complexity and implementation analysis. IEEE Trans. Circuits Syst. Video Technol. 22(12), 1685\u20131696 (2012)","journal-title":"IEEE Trans. Circuits Syst. Video Technol."},{"key":"729_CR24","doi-asserted-by":"crossref","unstructured":"Jin, S., Lee, S.-H., Chung, M.-K., Cho, Y.-G., Ryu, S.: Implementation of a volume rendering on coarse-grained reconfigurable multiprocessor. In: Proceedings of IEEE International Conference on Field-Programmable Technology (FPT), pp. 243\u2013246, Seoul, KR (2012)","DOI":"10.1109\/FPT.2012.6412142"},{"key":"729_CR25","doi-asserted-by":"crossref","unstructured":"Lee, S., Song, J., Kim, M., Kim, D., Lee, S.: H.264\/AVC UHD decoder implementation on multi-cluster platform using hybrid parallelization method. In: 18th IEEE International Conference on Image Processing (2011)","DOI":"10.1109\/ICIP.2011.6116529"},{"key":"729_CR26","doi-asserted-by":"crossref","unstructured":"Kim, C., Chung, M., Cho, Y., Konijnenburg, M., Ryu, S., Kim, J.: ULP-SRP: ultra low power samsung reconfigurable processor for biomedical applications. In: Proceedings of IEEE International Conference on Field-Programmable Technology (FPT), pp. 329\u2013334, Seoul, KR (2012)","DOI":"10.1109\/FPT.2012.6412157"},{"issue":"6","key":"729_CR27","doi-asserted-by":"publisher","first-page":"1029","DOI":"10.1109\/JSTSP.2013.2270429","volume":"7","author":"M Budagavi","year":"2013","unstructured":"Budagavi, M., Fuldeth, A., Bjontegaard, G., Sze, V., Sadafale, M.: Core transform design in the high efficiency video coding (HEVC) standard. IEEE J. Sel. Top. Signal Process. 7(6), 1029\u20131041 (2013)","journal-title":"IEEE J. Sel. Top. Signal Process."},{"issue":"12","key":"729_CR28","doi-asserted-by":"publisher","first-page":"1746","DOI":"10.1109\/TCSVT.2012.2223053","volume":"22","author":"A Norkin","year":"2012","unstructured":"Norkin, A., Bjontegaard, G., Fuldseth, A., Narroschke, M., Ikeda, M., Andersson, K., Zhou, M., Auwera, G.V.: HEVC deblocking filter. IEEE Trans. Circuits Syst. Video Technol. 22(12), 1746\u20131754 (2012)","journal-title":"IEEE Trans. Circuits Syst. Video Technol."},{"issue":"12","key":"729_CR29","doi-asserted-by":"publisher","first-page":"1755","DOI":"10.1109\/TCSVT.2012.2221529","volume":"22","author":"C-M Fu","year":"2012","unstructured":"Fu, C.-M., Alshina, E., Alshin, A., Huang, Y.-W., Chen, C.-Y., Tsai, C.-Y., Hsu, C.-W., Lei, S.-M., Park, J.-H., Han, W.-J.: Sample adaptive offset in the HEVC standard. IEEE Trans. Circuits Syst. Video Technol. 22(12), 1755\u20131764 (2012)","journal-title":"IEEE Trans. Circuits Syst. Video Technol."},{"key":"729_CR30","unstructured":"Joint Collaborative Team on Video Coding (JCT-VC) of ITU-T SG 16 WP 3 and ISO\/IEC JTC 1\/SC 29\/WG11, HM-9.0 reference software"},{"key":"729_CR31","unstructured":"Bossen, F.: Common HM test conditions and software reference configuration. In: Joint Collaborative Team on Video Coding (JCT-VC), JCTVC-E196 (2011)"}],"container-title":["Journal of Real-Time Image Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11554-017-0729-9.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11554-017-0729-9\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11554-017-0729-9.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,26]],"date-time":"2025-06-26T19:44:01Z","timestamp":1750967041000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11554-017-0729-9"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,10,28]]},"references-count":31,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2019,12]]}},"alternative-id":["729"],"URL":"https:\/\/doi.org\/10.1007\/s11554-017-0729-9","relation":{},"ISSN":["1861-8200","1861-8219"],"issn-type":[{"type":"print","value":"1861-8200"},{"type":"electronic","value":"1861-8219"}],"subject":[],"published":{"date-parts":[[2017,10,28]]},"assertion":[{"value":"5 January 2016","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"9 October 2017","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"28 October 2017","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}