{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,1]],"date-time":"2025-07-01T17:40:04Z","timestamp":1751391604698,"version":"3.41.0"},"reference-count":25,"publisher":"Springer Science and Business Media LLC","issue":"6","license":[{"start":{"date-parts":[[2018,2,9]],"date-time":"2018-02-09T00:00:00Z","timestamp":1518134400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Real-Time Image Proc"],"published-print":{"date-parts":[[2019,12]]},"DOI":"10.1007\/s11554-018-0753-4","type":"journal-article","created":{"date-parts":[[2018,2,9]],"date-time":"2018-02-09T13:27:45Z","timestamp":1518182865000},"page":"2409-2424","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":8,"title":["An adaptive high-throughput edge detection filtering system using dynamic partial reconfiguration"],"prefix":"10.1007","volume":"16","author":[{"given":"Milica","family":"Orlandi\u0107","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kjetil","family":"Svarstad","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2018,2,9]]},"reference":[{"key":"753_CR1","doi-asserted-by":"crossref","unstructured":"Liu, J., Wang, S., Li, Y., Han, J., Zeng, X.Y.: Configurable pipelined Gabor filter implementation for fingerprint image enhancement. In: 2010 10th IEEE International Conference on Solid-State and Integrated Circuit Technology (ICSICT), IEEE, pp. 584\u2013586 (2010)","DOI":"10.1109\/ICSICT.2010.5667323"},{"key":"753_CR2","doi-asserted-by":"crossref","unstructured":"Wang, X.X., Shi, B.E.: GPU implementation of fast Gabor filters. In: Proceedings of 2010 IEEE International Symposium on Circuits and Systems (ISCAS), pp. 373\u2013376 (2010)","DOI":"10.1109\/ISCAS.2010.5537757"},{"key":"753_CR3","doi-asserted-by":"crossref","unstructured":"Iandola, F.N., Sheffield, D., Anderson, M.J., Phothilimthana, P.M., Keutzer, K.: (2013) Communication-minimizing 2D convolution in GPU registers. In: 2013 20th IEEE International Conference on Image Processing (ICIP), pp. 2116\u20132120","DOI":"10.1109\/ICIP.2013.6738436"},{"key":"753_CR4","doi-asserted-by":"crossref","unstructured":"Lourenzo L.H.A., Weingaertner, D., Todt, E.: Efficient Implementation of Canny edge detection filter for ITK using CUDA. In: 2012 13th Symposium on Computer Systems (WSCAD-SSC), pp. 33\u201340 (2012)","DOI":"10.1109\/WSCAD-SSC.2012.21"},{"key":"753_CR5","unstructured":"Luo, Y., Duraiswami, R.: Canny edge detection on NVIDIA CUDA. In: IEEE Computer Society Conference on Computer Vision and Pattern Recognition Workshops, 2008. CVPRW\u201908, pp. 1\u20138 (2008)"},{"issue":"1","key":"753_CR6","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1007\/s11265-015-0969-5","volume":"82","author":"L Rao","year":"2016","unstructured":"Rao, L., Zhang, B., Zhao, J.: Hardware implementation of reconfigurable 1D convolution. J. Signal Process. Syst. 82(1), 1\u201316 (2016)","journal-title":"J. Signal Process. Syst."},{"key":"753_CR7","doi-asserted-by":"crossref","unstructured":"He, W., Yuan, K.: An improved Canny edge detector and its realization on FPGA. In: 7th World Congress on Intelligent Control and Automation, IEEE, pp. 6561\u20136564 (2008)","DOI":"10.1109\/WCICA.2008.4594570"},{"key":"753_CR8","doi-asserted-by":"crossref","unstructured":"Gentsos, C., Sotiropoulou, C.L., Nikolaidis, S., Vassiliadis, N.: Real-time canny edge detection parallel implementation for FPGAs. In: 17th IEEE International Conference on Electronics, Circuits, and Systems (ICECS), IEEE, pp. 499\u2013502 (2010)","DOI":"10.1109\/ICECS.2010.5724558"},{"issue":"7","key":"753_CR9","doi-asserted-by":"publisher","first-page":"2944","DOI":"10.1109\/TIP.2014.2311656","volume":"23","author":"Q Xu","year":"2014","unstructured":"Xu, Q., Varadarajan, S., Chakrabarti, C., Karam, L.J.: A distributed canny edge detector: algorithm and FPGA implementation. IEEE Trans. Image Process. 23(7), 2944\u20132960 (2014)","journal-title":"IEEE Trans. Image Process."},{"issue":"4","key":"753_CR10","doi-asserted-by":"publisher","first-page":"957","DOI":"10.1007\/s11554-016-0582-2","volume":"16","author":"D. Sangeetha","year":"2016","unstructured":"Sangeetha, D., Deepa, P.: FPGA implementation of cost-effective robust Canny edge detection algorithm. J. Real-Time Image Process. 1\u201314 (2016). https:\/\/doi.org\/10.1007\/s11554-016-0582-2","journal-title":"Journal of Real-Time Image Processing"},{"issue":"1","key":"753_CR11","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/1596532.1596541","volume":"9","author":"Jian Huang","year":"2009","unstructured":"Huang, J., Parris, M., Lee, J., Demara, R.F.: Scalable FPGA-based architecture for DCT computation using dynamic partial reconfiguration. ACM Trans. Embed. Comput. Syst. 9(1) (2009). https:\/\/doi.org\/10.1145\/1596532.1596541","journal-title":"ACM Transactions on Embedded Computing Systems"},{"issue":"3","key":"753_CR12","doi-asserted-by":"publisher","first-page":"327","DOI":"10.1007\/s11554-011-0221-x","volume":"8","author":"A Ahmad","year":"2013","unstructured":"Ahmad, A., Amira, A., Nicholl, P., Krill, B.: FPGA-based IP cores implementation for face recognition using dynamic partial reconfiguration. J. Real-Time Image Process. 8(3), 327\u2013340 (2013)","journal-title":"J. Real-Time Image Process."},{"issue":"4","key":"753_CR13","doi-asserted-by":"publisher","first-page":"047008","DOI":"10.1117\/1.OE.51.4.047008","volume":"51","author":"J Lee","year":"2012","unstructured":"Lee, J., Ryu, C., Kim, S.: Self-reconfigurable approach for computation-intensive motion estimation algorithm in H.264\/AVC. Opt. Eng. 51(4), 047008 (2012). https:\/\/doi.org\/10.1117\/1.OE.51.4.047008","journal-title":"Opt. Eng."},{"key":"753_CR14","doi-asserted-by":"crossref","unstructured":"Hentati, M., Aoudni, Y., Nezan, J.F., Abid, M., D\u00e9forges, O.: FPGA dynamic reconfiguration using the RVC technology: inverse quantization case study. In: Proceedings of Conference on Design and Architectures for Signal and Image Processing, IEEE, pp. 1\u20137 (2011)","DOI":"10.1109\/DASIP.2011.6136863"},{"issue":"3","key":"753_CR15","doi-asserted-by":"publisher","first-page":"229","DOI":"10.1007\/s11554-010-0186-1","volume":"8","author":"F Fons","year":"2013","unstructured":"Fons, F., Fons, M., Cant\u00f3, E., L\u00f3pez, M.: Real-time embedded systems powered by FPGA dynamic partial self-reconfiguration: a case study oriented to biometric recognition applications. J. Real-Time Image Process. 8(3), 229\u2013251 (2013)","journal-title":"J. Real-Time Image Process."},{"key":"753_CR16","doi-asserted-by":"crossref","unstructured":"Bhandari, S., Subbaraman, S., Pujari, S., Cancare, F., Bruschi, F., Santambrogio, M.D., Grassi, P.R.: High speed dynamic partial reconfiguration for real time multimedia signal processing. In: Proceedings of 15th Euromicro Conference on Digital System Design, IEEE, pp. 319\u2013326 (2012)","DOI":"10.1109\/DSD.2012.74"},{"issue":"2","key":"753_CR17","doi-asserted-by":"publisher","first-page":"358","DOI":"10.1109\/4.996","volume":"23","author":"N Kanopoulos","year":"1988","unstructured":"Kanopoulos, N., Vasanthavada, N., Baker, R.L.: Design of an image edge detection filter using the Sobel operator. IEEE J. Solid-State Circuits 23(2), 358\u2013367 (1988)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"753_CR18","doi-asserted-by":"publisher","first-page":"679","DOI":"10.1109\/TPAMI.1986.4767851","volume":"6","author":"J Canny","year":"1986","unstructured":"Canny, J.: A computational approach to edge detection. IEEE Trans. Pattern Anal. Mach. Intell. 6, 679\u2013698 (1986)","journal-title":"IEEE Trans. Pattern Anal. Mach. Intell."},{"key":"753_CR19","unstructured":"Xilinx.: Partial reconfiguration of a processor peripheral tutorial, pp. 1\u201341 (2012)"},{"key":"753_CR20","doi-asserted-by":"crossref","unstructured":"Beckhoff, C., Koch, D., Torresen, J.: Go AHEAD: a partial reconfiguration framework. In: Proceedings IEEE 20th Annual International Symposium on Field-Programmable Custom Computing Machines, pp. 37\u201344 (2012)","DOI":"10.1109\/FCCM.2012.17"},{"key":"753_CR21","unstructured":"Xilinx.: LogiCORE IP OPB HWICAP v1.00 (2006)"},{"key":"753_CR22","unstructured":"Xilinx.: LogiCORE IP XPS HWICAP v5.00 (2010)"},{"key":"753_CR23","unstructured":"Xilinx.: LogiCORE IP AXI HWICAP v2.03 (2012)"},{"key":"753_CR24","doi-asserted-by":"publisher","unstructured":"Vipin, K., Fahmy, S.A.: A high speed open source controller for FPGA partial reconfiguration. In: 2012 International Conference on Field-Programmable Technology (FPT), IEEE, Seoul, 10\u201312 Dec 2012. https:\/\/doi.org\/10.1109\/FPT.2012.6412113","DOI":"10.1109\/FPT.2012.6412113"},{"issue":"1","key":"753_CR25","doi-asserted-by":"publisher","first-page":"204","DOI":"10.1016\/j.mejo.2010.08.008","volume":"42","author":"F Fons","year":"2011","unstructured":"Fons, F., Fons, M., Cant\u00f3, E.: Run-time self-reconfigurable 2D convolver for adaptive image processing. Microelectron. J. 42(1), 204\u2013217 (2011)","journal-title":"Microelectron. J."}],"container-title":["Journal of Real-Time Image Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11554-018-0753-4\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11554-018-0753-4.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11554-018-0753-4.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,1]],"date-time":"2025-07-01T17:22:47Z","timestamp":1751390567000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11554-018-0753-4"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,2,9]]},"references-count":25,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2019,12]]}},"alternative-id":["753"],"URL":"https:\/\/doi.org\/10.1007\/s11554-018-0753-4","relation":{},"ISSN":["1861-8200","1861-8219"],"issn-type":[{"type":"print","value":"1861-8200"},{"type":"electronic","value":"1861-8219"}],"subject":[],"published":{"date-parts":[[2018,2,9]]},"assertion":[{"value":"7 February 2017","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"16 January 2018","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"9 February 2018","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}