{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T13:39:25Z","timestamp":1740145165575,"version":"3.37.3"},"reference-count":59,"publisher":"Springer Science and Business Media LLC","issue":"5","license":[{"start":{"date-parts":[[2019,12,11]],"date-time":"2019-12-11T00:00:00Z","timestamp":1576022400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2019,12,11]],"date-time":"2019-12-11T00:00:00Z","timestamp":1576022400000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Real-Time Image Proc"],"published-print":{"date-parts":[[2020,10]]},"DOI":"10.1007\/s11554-019-00934-2","type":"journal-article","created":{"date-parts":[[2019,12,11]],"date-time":"2019-12-11T12:46:43Z","timestamp":1576068403000},"page":"1685-1701","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":3,"title":["UHD 8K energy-quality scalable HEVC intra-prediction SAD unit hardware using optimized and configurable imprecise adders"],"prefix":"10.1007","volume":"17","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-7367-1575","authenticated-orcid":false,"given":"Roger","family":"Porto","sequence":"first","affiliation":[]},{"given":"Marcel","family":"Correa","sequence":"additional","affiliation":[]},{"given":"Jones","family":"Goebel","sequence":"additional","affiliation":[]},{"given":"Bruno","family":"Zatt","sequence":"additional","affiliation":[]},{"given":"Nuno","family":"Roma","sequence":"additional","affiliation":[]},{"given":"Luciano","family":"Agostini","sequence":"additional","affiliation":[]},{"given":"Marcelo","family":"Porto","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2019,12,11]]},"reference":[{"key":"934_CR1","unstructured":"Cisco Visual Networking Index: Forecast and Trends, 2017\u20132022. Cisco Systems. San Jose, USA [Online]. https:\/\/www.cisco.com\/c\/en\/us\/solutions\/collateral\/service-provider\/visual-networking-index-vni\/white-paper-c11-741490.html. Accessed 23 Apr 2019"},{"key":"934_CR2","unstructured":"Information Technology.: High efficiency coding and media delivery in heterogeneous environments\u2014part 2: high efficiency video coding, ISO\/IEC 23008-2 (2013)"},{"key":"934_CR3","unstructured":"Series H.: Audiovisual and multimedia systems infrastructure of audio-visual services\u2013advanced coding of moving video advanced video coding for generic audiovisual services, recommendation ITU-T H.264 (06\/2011), (2011)"},{"issue":"12","key":"934_CR4","doi-asserted-by":"publisher","first-page":"1899","DOI":"10.1109\/TCSVT.2012.2223411","volume":"22","author":"G Correa","year":"2012","unstructured":"Correa, G., Assuncao, P., Agostini, L., Cruz, L.: Performance and computational complexity assessment of high-efficiency video encoders. IEEE Trans. Circuits Syst. Video Technol. 22(12), 1899\u20131909 (2012). https:\/\/doi.org\/10.1109\/TCSVT.2012.2223411","journal-title":"IEEE Trans. Circuits Syst. Video Technol."},{"issue":"2","key":"934_CR5","doi-asserted-by":"publisher","first-page":"547","DOI":"10.1007\/s11554-016-0572-4","volume":"16","author":"E Alcocer","year":"2019","unstructured":"Alcocer, E., Gutierez, R., Lopez-Granado, O., Malumbres, M.: Design and implementation of an efficient hardware integer motion estimator for an HEVC video encoder. J. Real Time Image Proc. 16(2), 547\u2013557 (2019). https:\/\/doi.org\/10.1007\/s11554-016-0572-4","journal-title":"J. Real Time Image Proc."},{"key":"934_CR6","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1007\/s11554-016-0663-2","volume":"16","author":"C-Y Lung","year":"2016","unstructured":"Lung, C.-Y., Shen, C.-A.: Design and implementation of a highly efficient fractional motion estimation for the HEVC encoder. J. Real Time Image Process. 16, 1\u201317 (2016). https:\/\/doi.org\/10.1007\/s11554-016-0663-2","journal-title":"J. Real Time Image Process."},{"key":"934_CR7","doi-asserted-by":"publisher","unstructured":"Paim, G., Penny, W., Goebel, J., Afonso, V., Susin, A., Porto, M., Zatt, B., Agostini, L.: An efficient sub-sample interpolator hardware for VP9-10 standards. In: IEEE International Conference on Image Processing, pp. 2167\u20132171. Phoenix, USA (2016). https:\/\/doi.org\/10.1109\/icip.2016.7532742","DOI":"10.1109\/icip.2016.7532742"},{"key":"934_CR8","doi-asserted-by":"publisher","unstructured":"Liu, C., Shen, W., Ma, T., Fan, Y., Zeng, X.: A highly pipelined VLSI architecture for all modes and block sizes intra prediction in HEVC encoder. In: IEEE International Conference on ASIC, pp. 1\u20134. Shenzhen, China (2013). https:\/\/doi.org\/10.1109\/asicon.2013.6811849","DOI":"10.1109\/asicon.2013.6811849"},{"key":"934_CR9","doi-asserted-by":"publisher","unstructured":"Zhou, N., Ding, D., Yu, L.: On hardware architecture and processing order of HEVC intra prediction module. In: Picture Coding Symposium, pp. 101\u2013104. San Jose, USA (2013). https:\/\/doi.org\/10.1109\/pcs.2013.6737693","DOI":"10.1109\/pcs.2013.6737693"},{"key":"934_CR10","doi-asserted-by":"publisher","unstructured":"Palomino, D., Sampaio, F., Agostini, L., Bampi, S., Susin, A.: A memory aware and multiplierless VLSI architecture for the complete intra prediction of the HEVC emerging standard. In: IEEE International Conference on Image Processing, pp. 201\u2013204. Lake Buena Vista, USA (2012). https:\/\/doi.org\/10.1109\/icip.2012.6466830","DOI":"10.1109\/icip.2012.6466830"},{"key":"934_CR11","doi-asserted-by":"publisher","DOI":"10.1007\/s11554-018-0768-x","author":"M Jridi","year":"2018","unstructured":"Jridi, M., Alfalou, A., Meher, P.: Efficient approximate core transform and its reconfigurable architectures for HEVC. J. Real Time Image Process. (2018). https:\/\/doi.org\/10.1007\/s11554-018-0768-x","journal-title":"J. Real Time Image Process."},{"key":"934_CR12","doi-asserted-by":"publisher","unstructured":"Braatz, L., Agostini, L., Zatt, B., Porto, M.: A multiplierless parallel HEVC quantization hardware for real-time UHD 8K video coding. In: IEEE International Conference on Circuits and Systems, pp. 1\u20134. Baltimore, USA (2017). https:\/\/doi.org\/10.1109\/iscas.2017.8050704","DOI":"10.1109\/iscas.2017.8050704"},{"key":"934_CR13","doi-asserted-by":"publisher","unstructured":"Goebel, J., Paim, G., Agostini, L., Zatt, B., Porto, M.: An HEVC multi-size DCT hardware with constant throughput and supporting heterogeneous CUs. In: IEEE International Conference on Circuits and Systems, pp. 2202\u20132205. Montreal, Canada (2016). https:\/\/doi.org\/10.1109\/iscas.2016.7539019","DOI":"10.1109\/iscas.2016.7539019"},{"issue":"2","key":"934_CR14","doi-asserted-by":"publisher","first-page":"369","DOI":"10.1007\/s11554-015-0556-9","volume":"12","author":"H Jo","year":"2016","unstructured":"Jo, H., Park, S., Sim, D.: Parallelized deblocking filtering of HEVC decoders based on complexity estimation. J. Real Time Image Proc. 12(2), 369\u2013382 (2016). https:\/\/doi.org\/10.1007\/s11554-015-0556-9","journal-title":"J. Real Time Image Proc."},{"issue":"6","key":"934_CR15","doi-asserted-by":"publisher","first-page":"1022","DOI":"10.1109\/TMM.2016.2532606","volume":"18","author":"W Shen","year":"2016","unstructured":"Shen, W., Fan, Y., Bai, Y., Huang, L., Shang, Q., Liu, C., Zeng, X.: A combined deblocking filter and SAO hardware architecture for HEVC. IEEE Trans. Multimed. 18(6), 1022\u20131033 (2016). https:\/\/doi.org\/10.1109\/TMM.2016.2532606","journal-title":"IEEE Trans. Multimed."},{"key":"934_CR16","doi-asserted-by":"publisher","unstructured":"Rediess, F., Agostini, L., Cristani, C., Dall\u2019Oglio, P., Porto, M.: High throughput hardware design for the adaptive loop filter of the emerging HEVC video coding. In: Symposium on Integrated Circuits and Systems Design, pp. 1\u20135. Bras\u00edlia, Brazil (2012). https:\/\/doi.org\/10.1109\/sbcci.2012.6344446","DOI":"10.1109\/sbcci.2012.6344446"},{"issue":"1","key":"934_CR17","doi-asserted-by":"publisher","first-page":"59","DOI":"10.1007\/s11265-014-0900-5","volume":"81","author":"J-A Choi","year":"2015","unstructured":"Choi, J.-A., Ho, Y.-S.: High throughput entropy coding in the HEVC standard. J. Signal Process. Syst. 81(1), 59\u201369 (2015). https:\/\/doi.org\/10.1007\/s11265-014-0900-5","journal-title":"J. Signal Process. Syst."},{"key":"934_CR18","doi-asserted-by":"publisher","unstructured":"Sun, H., Zhou, L., Xu, H., Sun, T., Wang, Y.: A high-efficiency HEVC entropy decoding hardware architecture. In: International Conference on Advanced Communication Technology (ICACT), pp. 186\u2013190. Seoul, South Korea (2015). https:\/\/doi.org\/10.1109\/icact.2015.7224781","DOI":"10.1109\/icact.2015.7224781"},{"key":"934_CR19","doi-asserted-by":"publisher","unstructured":"Ramos, F., Goebel, J., Zatt, B., Porto, M., Bampi, S.: Low-power hardware design for the HEVC binary arithmetic encoder targeting 8K videos. In: Symposium on Integrated Circuits and Systems Design, pp. 1\u20136. Belo Horizonte, Brazil (2016). https:\/\/doi.org\/10.1109\/sbcci.2016.7724044","DOI":"10.1109\/sbcci.2016.7724044"},{"key":"934_CR20","doi-asserted-by":"publisher","unstructured":"Afonso, V., Maich, H., Agostini, L., Franco, D.: Low cost and high throughput FME interpolation for the HEVC emerging video coding standard. In: Latin American Symposium on Circuits and Systems, pp. 1\u20134. Cusco, Peru (2013). https:\/\/doi.org\/10.1109\/lascas.2013.6519017","DOI":"10.1109\/lascas.2013.6519017"},{"issue":"12","key":"934_CR21","doi-asserted-by":"publisher","first-page":"3138","DOI":"10.1109\/tvlsi.2014.2386897","volume":"23","author":"G He","year":"2015","unstructured":"He, G., et al.: High-throughput power-efficient VLSI architecture of fractional motion estimation for ultra-HD HEVC video encoding. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 23(12), 3138\u20133142 (2015). https:\/\/doi.org\/10.1109\/tvlsi.2014.2386897","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"issue":"5","key":"934_CR22","doi-asserted-by":"publisher","first-page":"669","DOI":"10.1109\/76.856445","volume":"10","author":"Z He","year":"2000","unstructured":"He, Z., Tsui, C., Chan, K., Liou, M.: Low-power VLSI design for motion estimation using adaptive pixel truncation. IEEE Trans. Circuits Syst. Video Technol. 10(5), 669\u2013678 (2000). https:\/\/doi.org\/10.1109\/76.856445","journal-title":"IEEE Trans. Circuits Syst. Video Technol."},{"key":"934_CR23","doi-asserted-by":"publisher","unstructured":"Yang, Y., Zheng, J.: Edge-guided depth map resampling for HEVC 3D video coding. In: International Conference on Virtual Reality and Visualization, pp. 132\u2013137. Xi\u2019an, China (2013). https:\/\/doi.org\/10.1109\/icvrv.2013.29","DOI":"10.1109\/icvrv.2013.29"},{"issue":"12","key":"934_CR24","doi-asserted-by":"publisher","first-page":"2714","DOI":"10.1109\/tcsvt.2016.2595320","volume":"27","author":"M Masera","year":"2017","unstructured":"Masera, M., Martina, M., Masera, G.: Adaptive approximated DCT architectures for HEVC. IEEE Trans. Circuits Syst. Video Technol. 27(12), 2714\u20132725 (2017). https:\/\/doi.org\/10.1109\/tcsvt.2016.2595320","journal-title":"IEEE Trans. Circuits Syst. Video Technol."},{"key":"934_CR25","doi-asserted-by":"publisher","unstructured":"El-Harouni, W., et al.: Embracing approximate computing for energy-efficient motion estimation in high efficiency video coding. In: Design, Automation and Test in Europe Conference and Exhibition (DATE), pp. 1384\u20131389. Lausanne, Switzerland (2017). https:\/\/doi.org\/10.23919\/date.2017.7927209","DOI":"10.23919\/date.2017.7927209"},{"key":"934_CR26","doi-asserted-by":"publisher","unstructured":"Porto, R., Agostini, L., Zatt, B., Porto, M., Roma, N., Sousa, L.: Energy-efficient motion estimation with approximate arithmetic. In: International Workshop on Multimedia Signal Processing, pp. 1\u20136. Luton, UK (2017). https:\/\/doi.org\/10.1109\/mmsp.2017.8122248","DOI":"10.1109\/mmsp.2017.8122248"},{"key":"934_CR27","unstructured":"Bjontegaard, G.: Calculation of average PSNR differences between RD-curves. In: Document VCEG-M33. ITU\u2014Telecommunications Standardization Sector\u2014STUDY GROUP 16 Question 6\u2014Video Coding Experts Group (VCEG) (2001). http:\/\/wftp3.itu.int\/av-arch\/video-site\/0104_Aus\/VCEG-M33.doc. Accessed 29 Mar 2019"},{"key":"934_CR28","doi-asserted-by":"publisher","unstructured":"Raha, A., Jayakumar, H., Raghunathan, V.: A power efficient video encoder using reconfigurable approximate arithmetic units. In: International Conference on VLSI Design and 2014 13th International Conference on Embedded Systems, pp. 324\u2013329. Mumbai, India (2014). https:\/\/doi.org\/10.1109\/vlsid.2014.62","DOI":"10.1109\/vlsid.2014.62"},{"issue":"8","key":"934_CR29","doi-asserted-by":"publisher","first-page":"1815","DOI":"10.1109\/tcsvt.2016.2556578","volume":"27","author":"M Jridi","year":"2017","unstructured":"Jridi, M., Meher, P.: Scalable approximate DCT architectures for efficient HEVC-compliant video coding. IEEE Trans. Circuits Syst. Video Technol. 27(8), 1815\u20131825 (2017). https:\/\/doi.org\/10.1109\/tcsvt.2016.2556578","journal-title":"IEEE Trans. Circuits Syst. Video Technol."},{"issue":"12","key":"934_CR30","doi-asserted-by":"publisher","first-page":"1792","DOI":"10.1109\/tcsvt.2012.2221525","volume":"22","author":"J Lainema","year":"2012","unstructured":"Lainema, J., Bossen, F., Han, W., Min, J., Ugur, K.: Intra coding of the HEVC standard. IEEE Trans. Circuits Syst. Video Technol. 22(12), 1792\u20131801 (2012). https:\/\/doi.org\/10.1109\/tcsvt.2012.2221525","journal-title":"IEEE Trans. Circuits Syst. Video Technol."},{"key":"934_CR31","doi-asserted-by":"publisher","unstructured":"Corr\u00eaa, M., Zatt, B., Porto, M., Agostini, L.: High-throughput HEVC intrapicture prediction hardware design targeting UHD 8K videos. In: IEEE International Symposium on Circuits and Systems, pp. 1\u20134. Baltimore, USA (2017). https:\/\/doi.org\/10.1109\/iscas.2017.8050702","DOI":"10.1109\/iscas.2017.8050702"},{"key":"934_CR32","first-page":"63","volume-title":"High Efficiency Video Coding: Coding Tools and Specification","author":"M Wien","year":"2014","unstructured":"Wien, M.: High Efficiency Video Coding: Coding Tools and Specification, pp. 63\u201365. Springer, New York (2014)"},{"key":"934_CR33","unstructured":"Bossen, F.: Common test conditions and software reference configurations. In: \u201cDocument JCTVC-L1100 of JCT-VC\u201d, Joint Collaborative Team on Video Coding (JCT-VC) of ITU-T SG16 WP3 and ISO\/IEC JTC1\/SC29\/WG11, Jan. 23 (2013). http:\/\/phenix.it-sudparis.eu\/jct\/doc_end_user\/current_document.php?id=7281. Accessed 29 Mar 2019"},{"key":"934_CR34","unstructured":"\u201cHEVC Reference Software\u201d. Fraunhofer Heinrich Hertz Institute. Berlin, Germany [Online]. https:\/\/hevc.hhi.fraunhofer.de\/svn\/svn_HEVCSoftware\/ Accessed 23 Apr 2019"},{"issue":"12","key":"934_CR35","doi-asserted-by":"publisher","first-page":"1649","DOI":"10.1109\/TCSVT.2012.2221191","volume":"22","author":"G Sullivan","year":"2012","unstructured":"Sullivan, G., Ohm, J., Han, W., Wiegand, T.: Overview of the high efficiency video coding (HEVC) standard. IEEE Trans. Circuits Syst. Video Technol. 22(12), 1649\u20131668 (2012). https:\/\/doi.org\/10.1109\/TCSVT.2012.2221191","journal-title":"IEEE Trans. Circuits Syst. Video Technol."},{"key":"934_CR36","doi-asserted-by":"publisher","unstructured":"Zhou, J., Zhou, D., Sun, H., Goto, S.: VLSI architecture of HEVC intra prediction for 8K UHDTV applications. In: IEEE International Conference on Image Processing, pp. 1273\u20131277. Paris, France (2014). https:\/\/doi.org\/10.1109\/icip.2014.7025254","DOI":"10.1109\/icip.2014.7025254"},{"key":"934_CR37","unstructured":"Piao, Y., Min, J., Chen, J.: Encoder improvement of unified intra prediction. In: \u201cDocument JCTVC-C207\u201d, Joint Collaborative Team on Video Coding (JCT-VC) of ITU-T SG16 WP3 and ISO\/IEC JTC1\/SC29\/WG11, Oct. (2010). https:\/\/phenix.int-evry.fr\/jct\/doc_end_user\/documents\/3_Guangzhou\/wg11\/JCTVC-C207-m18245-v2-JCTVC-C207.zip. Accessed 29 Mar 2019"},{"key":"934_CR38","doi-asserted-by":"publisher","unstructured":"Kahng, A., Kang, S.: Accuracy-configurable adder for approximate arithmetic designs. In: ACM\/EDAC\/IEEE Annual Design Automation Conference, pp. 820\u2013825. San Francisco, USA (2012). https:\/\/doi.org\/10.1145\/2228360.2228509","DOI":"10.1145\/2228360.2228509"},{"key":"934_CR39","doi-asserted-by":"publisher","unstructured":"Camus, V., Schlachter, J., Enz, C.: A low-power carry cut-back approximate adder with fixed-point implementation and floating-point precision. In: ACM\/EDAC\/IEEE Design Automation Conference, pp. 1\u20136. Austin, USA (2016). https:\/\/doi.org\/10.1145\/2897937.2897964","DOI":"10.1145\/2897937.2897964"},{"issue":"8","key":"934_CR40","doi-asserted-by":"publisher","first-page":"1225","DOI":"10.1109\/tvlsi.2009.2020591","volume":"18","author":"N Zhu","year":"2010","unstructured":"Zhu, N., Goh, W., Zhang, W., Yeo, K., Kong, Z.: Design of low-power high-speed truncation-error-tolerant adder and its application in digital signal processing. IEEE Trans. Very Large Scale Int. Syst. 18(8), 1225\u20131229 (2010). https:\/\/doi.org\/10.1109\/tvlsi.2009.2020591","journal-title":"IEEE Trans. Very Large Scale Int. Syst."},{"key":"934_CR41","doi-asserted-by":"publisher","unstructured":"Zhu, N., Goh, W., Wang, G., Yeo, K.: Enhanced low-power high-speed adder for error-tolerant application. In: IEEE International SOC Design Conference, pp. 323\u2013327. Incheon, South Korea (2010). https:\/\/doi.org\/10.1109\/socdc.2010.5682905","DOI":"10.1109\/socdc.2010.5682905"},{"key":"934_CR42","doi-asserted-by":"publisher","unstructured":"Shafique, M., Ahmad, W., Hafiz, R., Henkel, J.: A low latency generic accuracy configurable adder. In: ACM\/EDAC\/IEEE Design Automation Conference, pp. 1\u20136. San Francisco, USA (2015). https:\/\/doi.org\/10.1145\/2744769.2744778","DOI":"10.1145\/2744769.2744778"},{"issue":"4","key":"934_CR43","doi-asserted-by":"publisher","first-page":"850","DOI":"10.1109\/tcsi.2009.2027626","volume":"57","author":"HR Mahdiani","year":"2010","unstructured":"Mahdiani, H.R., Ahmadi, A., Fakhraie, S.M., Lucas, C.: Bio-inspired imprecise computational blocks for efficient VLSI implementation of soft-computing applications. IEEE Trans. Circuits Syst. I Reg. Pap. 57(4), 850\u2013862 (2010). https:\/\/doi.org\/10.1109\/tcsi.2009.2027626","journal-title":"IEEE Trans. Circuits Syst. I Reg. Pap."},{"issue":"1","key":"934_CR44","doi-asserted-by":"publisher","first-page":"89","DOI":"10.1016\/S0167-9260(02)00051-2","volume":"33","author":"B Desoetez","year":"2002","unstructured":"Desoete, B., De Vos Alexis, A.: A reversible carry-look-ahead adder using control gates. Integr. VLSI J. 33(1), 89\u2013104 (2002)","journal-title":"Integr. VLSI J."},{"key":"934_CR45","doi-asserted-by":"publisher","unstructured":"Banerjee, N., et al.: Novel low-overhead operand isolation techniques for low-power datapath synthesis. In: Computer Design: VLSI in Computers and Processors, 2005. ICCD 2005. Proceedings. 2005 IEEE International Conference on IEEE (2005). https:\/\/doi.org\/10.1109\/iccd.2005.80","DOI":"10.1109\/iccd.2005.80"},{"key":"934_CR46","unstructured":"NanGate FreePDK45 Open Cell Library, Nangate [Online]. http:\/\/www.nangate.com\/?page_id=2325. Accessed 29 Mar 2019"},{"key":"934_CR47","doi-asserted-by":"publisher","unstructured":"Zhou, D., et al.: 14.7 A 4G pixel\/s 8\/10b H.265\/HEVC video decoder chip for 8K ultra HD applications. In: 2016 IEEE International Solid-State Circuits Conference (ISSCC), IEEE (2016). https:\/\/doi.org\/10.1109\/ISSCC.2016.7418009","DOI":"10.1109\/ISSCC.2016.7418009"},{"key":"934_CR48","doi-asserted-by":"publisher","unstructured":"Chuang, T.-D., et al.: A 59.5\u00a0mW scalable\/multi-view video decoder chip for quad\/3D full HDTV and video streaming applications. In: 2010 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC), IEEE (2010). https:\/\/doi.org\/10.1109\/ISSCC.2010.5433908","DOI":"10.1109\/ISSCC.2010.5433908"},{"key":"934_CR49","doi-asserted-by":"publisher","unstructured":"Huang, C.-T., et al.: A 249\u00a0M pixel\/s HEVC video-decoder chip for Quad Full HD applications. In: 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC), IEEE (2013). https:\/\/doi.org\/10.1109\/ISSCC.2013.6487682","DOI":"10.1109\/ISSCC.2013.6487682"},{"key":"934_CR50","doi-asserted-by":"publisher","unstructured":"Tsai, C.-H., et al.: A 446.6\u00a0K-gates 0.55\u20131.2\u00a0V H. 265\/HEVC decoder for next generation video applications. In: 2013 IEEE Asian Solid-State Circuits Conference (A-SSCC), IEEE (2013). https:\/\/doi.org\/10.1109\/ASSCC.2013.6691043","DOI":"10.1109\/ASSCC.2013.6691043"},{"key":"934_CR51","doi-asserted-by":"publisher","unstructured":"Ju, C.-C., et al.: A 0.2\u00a0nJ\/pixel 4K 60\u00a0fps Main-10 HEVC decoder with multi-format capabilities for UHD-TV applications. In: ESSCIRC 2014-40th European Solid State Circuits Conference (ESSCIRC), IEEE (2014). https:\/\/doi.org\/10.1109\/esscirc.2014.6942055","DOI":"10.1109\/esscirc.2014.6942055"},{"key":"934_CR52","doi-asserted-by":"publisher","unstructured":"Fang, H., Chen, H., Chang, T.: Fast intra prediction algorithm and design for high efficiency video coding. In: IEEE International Symposium on Circuits and Systems (ISCAS), pp. 1770\u20131773. Montreal, Canada (2016). https:\/\/doi.org\/10.1109\/iscas.2016.7538911","DOI":"10.1109\/iscas.2016.7538911"},{"key":"934_CR53","doi-asserted-by":"publisher","unstructured":"Lu, W., Yu, N., Nan, J., Wang, D.: A hardware structure of HEVC intra prediction. In: 2015 2nd International Conference on Information Science and Control Engineering, pp. 555\u2013559. Shanghai, China (2015). https:\/\/doi.org\/10.1109\/icisce.2015.129","DOI":"10.1109\/icisce.2015.129"},{"key":"934_CR54","doi-asserted-by":"publisher","unstructured":"Liu, Z., Wang, D., Zhu, H., Huang, X.: 41.7 BN-pixels\/s reconfigurable intra prediction architecture for HEVC 2560\u2009\u00d7\u20091600 encoder. In: 2013 IEEE International Conference on Acoustics, Speech and Signal Processing, pp. 2634\u20132638. Vancouver, Canada (2013). https:\/\/doi.org\/10.1109\/icassp.2013.6638133","DOI":"10.1109\/icassp.2013.6638133"},{"key":"934_CR55","doi-asserted-by":"publisher","unstructured":"Khan, M., Shafique, M., Grellert, M., Henkel, J.: Hardware-software collaborative complexity reduction scheme for the emerging HEVC intra encoder. In: Proceedings of the conference on design, automation and test in Europe, pp. 125\u2013128. Grenoble, France (2013). https:\/\/doi.org\/10.7873\/date.2013.039","DOI":"10.7873\/date.2013.039"},{"key":"934_CR56","doi-asserted-by":"publisher","unstructured":"Li, F., Shi, G., Wu, F.: An efficient VLSI architecture for 4\u2009\u00d7\u20094 intra prediction in the High Efficiency Video Coding (HEVC) standard. In: 2011 18th IEEE International Conference on Image Processing, pp. 373\u2013376. Brussels, Belgium (2011). https:\/\/doi.org\/10.1109\/icip.2011.6116526","DOI":"10.1109\/icip.2011.6116526"},{"issue":"7","key":"934_CR57","doi-asserted-by":"publisher","first-page":"876","DOI":"10.1109\/TCSVT.2006.877150","volume":"16","author":"J Vanne","year":"2006","unstructured":"Vanne, J., et al.: A high-performance sum of absolute difference implementation for motion estimation. IEEE Trans. Circuits Syst. Video Technol. 16(7), 876\u2013883 (2006). https:\/\/doi.org\/10.1109\/TCSVT.2006.877150","journal-title":"IEEE Trans. Circuits Syst. Video Technol."},{"issue":"2","key":"934_CR58","doi-asserted-by":"publisher","first-page":"535","DOI":"10.1109\/TCE.2007.381726","volume":"53","author":"L Yufei","year":"2007","unstructured":"Yufei, L., Xiubo, F., Qin, W.: A high-performance low cost SAD architecture for video coding. IEEE Trans. Consum. Electron. 53(2), 535\u2013541 (2007). https:\/\/doi.org\/10.1109\/TCE.2007.381726","journal-title":"IEEE Trans. Consum. Electron."},{"key":"934_CR59","doi-asserted-by":"publisher","unstructured":"Liu, Z., et al.: Hardware-efficient propagate partial sad architecture for variable block size motion estimation in H. 264\/AVC. In: Proceedings of the 17th ACM Great Lakes symposium on VLSI, pp. 160\u2013163. ACM (2007). https:\/\/doi.org\/10.1145\/1228784.1228826","DOI":"10.1145\/1228784.1228826"}],"container-title":["Journal of Real-Time Image Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11554-019-00934-2.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11554-019-00934-2\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11554-019-00934-2.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,12,10]],"date-time":"2020-12-10T01:39:59Z","timestamp":1607564399000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11554-019-00934-2"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,12,11]]},"references-count":59,"journal-issue":{"issue":"5","published-print":{"date-parts":[[2020,10]]}},"alternative-id":["934"],"URL":"https:\/\/doi.org\/10.1007\/s11554-019-00934-2","relation":{},"ISSN":["1861-8200","1861-8219"],"issn-type":[{"type":"print","value":"1861-8200"},{"type":"electronic","value":"1861-8219"}],"subject":[],"published":{"date-parts":[[2019,12,11]]},"assertion":[{"value":"30 April 2019","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"28 November 2019","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"11 December 2019","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}