{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,2,13]],"date-time":"2024-02-13T13:03:21Z","timestamp":1707829401317},"reference-count":70,"publisher":"Springer Science and Business Media LLC","issue":"5","license":[{"start":{"date-parts":[[2020,1,4]],"date-time":"2020-01-04T00:00:00Z","timestamp":1578096000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2020,1,4]],"date-time":"2020-01-04T00:00:00Z","timestamp":1578096000000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Real-Time Image Proc"],"published-print":{"date-parts":[[2020,10]]},"DOI":"10.1007\/s11554-019-00939-x","type":"journal-article","created":{"date-parts":[[2020,1,4]],"date-time":"2020-01-04T13:02:37Z","timestamp":1578142957000},"page":"1735-1754","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":8,"title":["Exploring high-order adder compressors for power reduction in sum of absolute differences architectures for real-time UHD video encoding"],"prefix":"10.1007","volume":"17","author":[{"given":"Guilherme","family":"Paim","sequence":"first","affiliation":[]},{"given":"Gustavo M.","family":"Santana","sequence":"additional","affiliation":[]},{"given":"Brunno A.","family":"Abreu","sequence":"additional","affiliation":[]},{"given":"Leandro M. G.","family":"Rocha","sequence":"additional","affiliation":[]},{"given":"Mateus","family":"Grellert","sequence":"additional","affiliation":[]},{"given":"Eduardo A. C.","family":"da Costa","sequence":"additional","affiliation":[]},{"given":"Sergio","family":"Bampi","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2020,1,4]]},"reference":[{"key":"939_CR1","doi-asserted-by":"crossref","unstructured":"Abreu, B., Paim, G., Grellert, M., Silveira, B., Diniz, C., Costa, E., Bampi, S.: Exploiting absolute arithmetic for power-efficient sum of absolute differences. In: IEEE International Conference on Electronics, Circuits and Systems (ICECS), pp. 522\u2013525 (2017)","DOI":"10.1109\/ICECS.2017.8292062"},{"key":"939_CR2","doi-asserted-by":"publisher","unstructured":"Afonso, V., Maich, H., Agostini, L., Franco, D.: Low cost and high throughput FME interpolation for the HEVC emerging video coding standard. In: 2013 IEEE 4th Latin American Symposium on Circuits and Systems (LASCAS), pp. 1\u20134 (2013). https:\/\/doi.org\/10.1109\/LASCAS.2013.6519017","DOI":"10.1109\/LASCAS.2013.6519017"},{"key":"939_CR3","doi-asserted-by":"publisher","unstructured":"Afonso, V., Maich, H., Agostini, L., Franco, D.: Simplified HEVC FME interpolation unit targeting a low cost and high throughput hardware design. In: 2013 Data Compression Conference, pp. 473 (2013). https:\/\/doi.org\/10.1109\/DCC.2013.55","DOI":"10.1109\/DCC.2013.55"},{"key":"939_CR4","doi-asserted-by":"crossref","unstructured":"Afonso, V., Maich, H., Audibert, L., Zatt, B., Porto, M., Agostini, L.: Memory-aware and high-throughput hardware design for the HEVC fractional motion estimation. In: 2015 28th Symposium on Integrated Circuits and Systems Design (SBCCI), pp. 1\u20136 (2015)","DOI":"10.1145\/2800986.2801017"},{"key":"939_CR5","first-page":"1","volume":"20L","author":"E Alcocer","year":"2016","unstructured":"Alcocer, E., Gutierrez, R., Lopez-Granado, O., Malumbres, M.P.: Design and implementation of an efficient hardware integer motion estimator for an HEVC video encoder. J. Real-Time Image Process. 20L, 1\u201311 (2016)","journal-title":"J. Real-Time Image Process."},{"key":"939_CR6","doi-asserted-by":"crossref","unstructured":"Altermann, J.S., da\u00a0Costa, E.A.C., Bampi, S.: Fast forward and inverse transforms for the H.264\/AVC standard using hierarchical adder compressors. In: 2010 18th IEEE\/IFIP International Conference on VLSI and System-on-Chip, pp. 310\u2013315 (2010)","DOI":"10.1109\/VLSISOC.2010.5642679"},{"key":"939_CR7","unstructured":"Bross, B., Han, W.J., Ohm, J.R., Sullivan, G.J., Wiegand, T.: High efficiency video coding (HEVC) text specification draft 7 (2012)"},{"issue":"18","key":"939_CR8","doi-asserted-by":"publisher","first-page":"1142","DOI":"10.1049\/el.2013.0936","volume":"49","author":"J Byun","year":"2013","unstructured":"Byun, J., Jung, Y., Kim, J.: Design of integer motion estimator of HEVC for asymmetric motion-partitioning mode and 4K-UHD. Electron. Lett. 49(18), 1142\u20131143 (2013). https:\/\/doi.org\/10.1049\/el.2013.0936","journal-title":"Electron. Lett."},{"issue":"2","key":"939_CR9","doi-asserted-by":"crossref","first-page":"106","DOI":"10.29292\/jics.v11i2.435","volume":"11","author":"CH Chang","year":"2016","unstructured":"Chang, C.H., Gu, J., Zhang, M.: Hardware implementation for the HEVC fractional motion estimation targeting real-time and low-energy. J. Integrat. Circ. Syst. 11(2), 106\u2013120 (2016)","journal-title":"J. Integrat. Circ. Syst."},{"issue":"3","key":"939_CR10","doi-asserted-by":"publisher","first-page":"578","DOI":"10.1109\/TCSI.2005.858488","volume":"53","author":"CY Chen","year":"2006","unstructured":"Chen, C.Y., Chien, S.Y., Huang, Y.W., Chen, T.C., Wang, T.C., Chen, L.G.: Analysis and architecture design of variable block-size motion estimation for H.264\/AVC. IEEE Trans. Circ. Syst. I Regul. Pap. 53(3), 578\u2013593 (2006)","journal-title":"IEEE Trans. Circ. Syst. I Regul. Pap."},{"key":"939_CR11","unstructured":"Ding, D., Ye, X., Wang, S.: 1\/2 and 1\/4 pixel paralleled FME with a scalable search pattern for HEVC ultra-HD encoding. In: IEEE International Conference on Communication Technology, pp. 278\u2013281 (2015)"},{"key":"939_CR12","first-page":"1","volume":"9","author":"C Dinh","year":"2017","unstructured":"Dinh, C., Nguyen, T., Pham, C., Nguyen, P., Duong, D., Phung, H., Pham, T., Nguyen, T.: A novel parallel hardware architecture for inter motion estimation in HEVC. J. Telecommun. Electron. Comput. Eng 9, 1\u20133 (2017)","journal-title":"J. Telecommun. Electron. Comput. Eng"},{"key":"939_CR13","doi-asserted-by":"crossref","unstructured":"Dinh, V.N., Phuong, H.A.: High speed SAD architecture for variable block size motion estimation in HEVC encoder. In: 2016 IEEE Sixth International Conference on Communications and Electronics (ICCE), pp. 195\u2013198 (2016)","DOI":"10.1109\/CCE.2016.7562635"},{"issue":"3","key":"939_CR14","doi-asserted-by":"publisher","first-page":"122","DOI":"10.1109\/MM.2012.17","volume":"32","author":"H Esmaeilzadeh","year":"2012","unstructured":"Esmaeilzadeh, H., Blem, E., Amant, R.S., Sankaralingam, K., Burger, D.: Dark silicon and the end of multicore scaling. IEEE Micro 32(3), 122\u2013134 (2012). https:\/\/doi.org\/10.1109\/MM.2012.17","journal-title":"IEEE Micro"},{"key":"939_CR15","doi-asserted-by":"publisher","unstructured":"Grellert, M., Bampi, S., Zatt, B.: Complexity-scalable HEVC encoding. In: 2016 Picture Coding Symposium (PCS), pp. 1\u20135 (2016). https:\/\/doi.org\/10.1109\/PCS.2016.7906356","DOI":"10.1109\/PCS.2016.7906356"},{"key":"939_CR16","unstructured":"H.264 x264 Encoder. http:\/\/www.videolan.org\/developers\/x264.html"},{"key":"939_CR17","first-page":"4","volume":"20","author":"Z Hanoosh","year":"2018","unstructured":"Hanoosh, Z., Roodaki, H.: A parallel architecture for motion estimation in HEVC encoder. CSI J. Comput. Sci. Eng. 20, 4 (2018)","journal-title":"CSI J. Comput. Sci. Eng."},{"key":"939_CR18","first-page":"12","volume":"23","author":"G Hse","year":"2015","unstructured":"Hse, G., Zhou, D.L.Y., Chen, Z., Zhang, T., Goto, S.: High-throughput power-efficient VLSI architecture of fractional motion estimation for ultra-HD HEVC video encoding. IEEE Trans. Very Large Scale Integrat. Syst. 23, 12 (2015)","journal-title":"IEEE Trans. Very Large Scale Integrat. Syst."},{"key":"939_CR19","doi-asserted-by":"publisher","unstructured":"Huang, Y., Liu, Q., Ikenaga, T.: Compressor tree based processing element optimization in propagate partial SAD architecture. In: APCCAS 2008\u20142008 IEEE Asia Pacific Conference on Circuits and Systems, pp. 1786\u20131789 (2008). https:\/\/doi.org\/10.1109\/APCCAS.2008.4746388","DOI":"10.1109\/APCCAS.2008.4746388"},{"key":"939_CR20","doi-asserted-by":"publisher","first-page":"1","DOI":"10.17485\/ijst\/2016\/v9i45\/74155","volume":"32","author":"P Jayakrishnan","year":"2016","unstructured":"Jayakrishnan, P., Kittu, H.: Pipelined architecture for motion estimation in HEVC video coding. Indian J. Sci. Technol. 32, 1\u20135 (2016)","journal-title":"Indian J. Sci. Technol."},{"issue":"9","key":"939_CR21","doi-asserted-by":"publisher","first-page":"1533","DOI":"10.1109\/TCSVT.2015.2389472","volume":"25","author":"SY Jou","year":"2015","unstructured":"Jou, S.Y., Chang, S.J., Chang, T.S.: Fast motion estimation algorithm and design for real time QFHD high efficiency video coding. IEEE Trans. Circuits Syst. Video Technol. 25(9), 1533\u20131544 (2015). https:\/\/doi.org\/10.1109\/TCSVT.2015.2389472","journal-title":"IEEE Trans. Circuits Syst. Video Technol."},{"issue":"3","key":"939_CR22","doi-asserted-by":"publisher","first-page":"488","DOI":"10.1109\/TC.2016.2595560","volume":"66","author":"H Khdr","year":"2017","unstructured":"Khdr, H., Pagani, S., Sousa, E., Lari, V., Pathania, A., Hannig, F., Shafique, M., Teich, J., Henkel, J.: Power density-aware resource management for heterogeneous tiled multicores. IEEE Trans. Comput. 66(3), 488\u2013501 (2017). https:\/\/doi.org\/10.1109\/TC.2016.2595560","journal-title":"IEEE Trans. Comput."},{"key":"939_CR23","first-page":"4","volume":"17","author":"R Khemiri","year":"2017","unstructured":"Khemiri, R., Chouchene, M., Bahri, H., Sayadi, F., Kibeyaa, H., Atri, M., Masmoudi, N.: Fast sad algorithm of HEVC video encoder on two successive GPU generations. Int. J. Imaging Robot. 17, 4 (2017)","journal-title":"Int. J. Imaging Robot."},{"key":"939_CR24","first-page":"4","volume":"12","author":"R Khemiri","year":"2018","unstructured":"Khemiri, R., Kibeya, H., Sayadi, F., Bahri, N., Atri, M., Masmoudi, N.: Optimisation of HEVC motion estimation exploiting sad and SSD GPU-based implementation. IET Image Process. J. 12, 4 (2018)","journal-title":"IET Image Process. J."},{"key":"939_CR25","doi-asserted-by":"crossref","unstructured":"Kibeya, H., Bahri, N., Ayed, M., Masmoudi, N.: Sad and SSE implementation for HEVC encoder on DSP tms320c6678. In: International Image Processing, Applications and Systems (IPAS), pp. 1\u20136 (2016)","DOI":"10.1109\/IPAS.2016.7880116"},{"key":"939_CR26","volume-title":"Computer Arithmetic Algorithms","author":"I Koren","year":"2002","unstructured":"Koren, I.: Computer Arithmetic Algorithms. A. K. Peters, Natick (2002)"},{"key":"939_CR27","doi-asserted-by":"publisher","unstructured":"Kumm, M., Kleinlein, M., Zipf, P.: Efficient sum of absolute difference computation on FPGAs. In: 2016 26th International Conference on Field Programmable Logic and Applications, pp. 1\u20134 (2016). https:\/\/doi.org\/10.1109\/FPL.2016.7577374","DOI":"10.1109\/FPL.2016.7577374"},{"key":"939_CR28","unstructured":"Kwon, O., Novka, K., Swartzlander, E.: A 16-bit $\\times $ 16-bit MAC design using fast 5:2 compressor. In: IEEE International Conference on Application-Specific Systems (2000)"},{"key":"939_CR29","doi-asserted-by":"publisher","unstructured":"Le\u00f3n, J.S., C\u00e1rdenas, C.S., Castillo, E.V.: A high parallel HEVC fractional motion estimation architecture. In: 2016 IEEE ANDESCON, pp. 1\u20134 (2016). https:\/\/doi.org\/10.1109\/ANDESCON.2016.7836203","DOI":"10.1109\/ANDESCON.2016.7836203"},{"issue":"6","key":"939_CR30","doi-asserted-by":"publisher","first-page":"1526","DOI":"10.1109\/TCSI.2008.916681","volume":"55","author":"YK Lin","year":"2008","unstructured":"Lin, Y.K., Lin, C.C., Kuo, T.Y., Chang, T.S.: A hardware-efficient H.264\/AVC motion-estimation design for high-definition video. IEEE Trans. Circ. Syst. I Regul. Pap. 55(6), 1526\u20131535 (2008). https:\/\/doi.org\/10.1109\/TCSI.2008.916681","journal-title":"IEEE Trans. Circ. Syst. I Regul. Pap."},{"key":"939_CR31","doi-asserted-by":"publisher","unstructured":"Liu, Z., Goto, S., Ikenaga, T.: Optimization of propagate partial SAD and SAD tree motion estimation hardwired engine for H.264. In: 2008 IEEE International Conference on Computer Design, pp. 328\u2013333 (2008). https:\/\/doi.org\/10.1109\/ICCD.2008.4751881","DOI":"10.1109\/ICCD.2008.4751881"},{"key":"939_CR32","doi-asserted-by":"publisher","unstructured":"Maich, H., Afonso, V., Zatt, B., Agostini, L., Porto, M.: HEVC fractional motion estimation complexity reduction for real-time applications. In: 2014 IEEE 5th Latin American Symposium on Circuits and Systems, pp. 1\u20134 (2014). https:\/\/doi.org\/10.1109\/LASCAS.2014.6820302","DOI":"10.1109\/LASCAS.2014.6820302"},{"issue":"24","key":"939_CR33","first-page":"7192","volume":"12","author":"D Manjunatha","year":"2017","unstructured":"Manjunatha, D., Kumar, P., Karthik, R.: Fpga implementation of sum of absolute difference (SAD) for video applications. ARPN J. Eng. Appl. Sci. 12(24), 7192\u20137197 (2017)","journal-title":"ARPN J. Eng. Appl. Sci."},{"key":"939_CR34","unstructured":"McCann, K., Bross, B., Han, W.J., Kim, I.K., Sugimoto, K., Sullivan, G.J.: HM10: High Efficiency Video Coding Test Model (HM10) Encoder Description (2013)"},{"key":"939_CR35","doi-asserted-by":"crossref","unstructured":"Mert, A., Kalali, E., Hamzaoglu, I.: Low complexity HEVC sub-pixel motion estimation technique and its hardware implementation. In: IEEE 6th International Conference on Consumer Electronics (ICCE), pp. 1\u20134 (2016)","DOI":"10.1109\/ICCE-Berlin.2016.7684744"},{"key":"939_CR36","unstructured":"Multicoreware: x265\u2014An Open-Source HEVC Encoder. http:\/\/x265.org\/. Accessed Apr 2018"},{"key":"939_CR37","doi-asserted-by":"publisher","unstructured":"Nalluri, P., Alves, L.N., Navarro, A.: A novel SAD architecture for variable block size motion estimation in HEVC video coding. In: International Symposium on System on Chip (SoC) (2013). https:\/\/doi.org\/10.1109\/ISSoC.2013.6675269","DOI":"10.1109\/ISSoC.2013.6675269"},{"key":"939_CR38","doi-asserted-by":"crossref","unstructured":"Nalluri, P., Alves, L., Navarro, A.: High speed SAD architectures for variable block size motion estimation in HEVC video coding. In: IEEE International Conference on Image Processing (ICIP), pp. 1233\u20131237 (2014)","DOI":"10.1109\/ICIP.2014.7025246"},{"issue":"2","key":"939_CR39","doi-asserted-by":"publisher","first-page":"517","DOI":"10.1007\/s11554-015-0516-4","volume":"12","author":"G Pastuszak","year":"2016","unstructured":"Pastuszak, G., Trochimiuk, M.: Algorithm and architecture design of the motion estimation for the H.265\/HEVC 4K-UHD encoder. J. Real-Time Image Proc. 12(2), 517\u2013529 (2016)","journal-title":"J. Real-Time Image Proc."},{"key":"939_CR40","unstructured":"Patricio, M., Gonzalez, A.: FPGA implementation of an efficient similarity-based adaptive window algorithm for real-time stereo matching. J. Real-Time Image Process. (2015)"},{"key":"939_CR41","doi-asserted-by":"publisher","unstructured":"Porto, M., Bampi, S., Altermann, J., Costa, E., Agostini, L.: A real time and power efficient HDTV motion estimation architecture using \u00c0dder-compressors. In: 2011 IEEE Second Latin American Symposium on Circuits and Systems (LASCAS), pp. 1\u20134 (2011). https:\/\/doi.org\/10.1109\/LASCAS.2011.5750279","DOI":"10.1109\/LASCAS.2011.5750279"},{"issue":"1","key":"939_CR42","doi-asserted-by":"crossref","first-page":"78","DOI":"10.29292\/jics.v5i1.312","volume":"5","author":"M Porto","year":"2010","unstructured":"Porto, M., Silva, A., Almeida, S., Costa, E., Bampi, S.: Motion estimation architecture using efficient adder-compressors for HDTV video coding. J. Integrat. Circ. Syst. 5(1), 78\u201388 (2010)","journal-title":"J. Integrat. Circ. Syst."},{"key":"939_CR43","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-31596-6","volume-title":"The Dark Side of Silicon: Energy Efficient Computing in the Dark Silicon Era","author":"AM Rahmani","year":"2017","unstructured":"Rahmani, A.M., Liljeberg, P., Hemani, A., Jantsch, A., Tenhunen, H.: The Dark Side of Silicon: Energy Efficient Computing in the Dark Silicon Era, 1st edn. Springer, Berlin (2017)","edition":"1"},{"key":"939_CR44","doi-asserted-by":"publisher","unstructured":"Sanchez, G., Porto, M., Agostini, L.: A hardware friedly motion estimation algorithm for the emergent HEVC standard and its low power hardware design. In: 2013 IEEE International Conference on Image Processing, pp. 1991\u20131994 (2013). https:\/\/doi.org\/10.1109\/ICIP.2013.6738410","DOI":"10.1109\/ICIP.2013.6738410"},{"key":"939_CR45","doi-asserted-by":"crossref","unstructured":"Sanchez, G., Saldanha, M., Zatt, B., Porto, M., Agostini, L., Marcon, C.: Edge-aware depth motion estimation\u2014a complexity reduction scheme for 3D-HEVC. In: 25th European Signal Processing Conference (EUSIPCO), pp. 1524\u20131528 (2017)","DOI":"10.23919\/EUSIPCO.2017.8081464"},{"issue":"1","key":"939_CR46","doi-asserted-by":"publisher","first-page":"135","DOI":"10.1007\/s10470-014-0342-9","volume":"82","author":"G Sanchez","year":"2015","unstructured":"Sanchez, G., Zatt, B., Porto, M., Agostini, L.: Hardware-friendly HEVC motion estimation: new algorithms and efficient VLSI designs targeting high definition videos. Analog Integr. Circ. Sig. Process 82(1), 135\u2013146 (2015)","journal-title":"Analog Integr. Circ. Sig. Process"},{"key":"939_CR47","first-page":"4","volume":"20","author":"F Sayadi","year":"2017","unstructured":"Sayadi, F., Chouchene, M., Bahri, H., Haggui, O., Ounir, B.: Improved approach for full search motion estimation on GPU. Int. J. Comput 20, 4 (2017)","journal-title":"Int. J. Comput"},{"key":"939_CR48","doi-asserted-by":"crossref","unstructured":"Sayadi, F., Chouchene, M., Bahri, H., Khemiri, R., Atri, M.: Cuda memory optimisation strategies for motion estimation. IET Computers and Digital Techniques 13, (2019)","DOI":"10.1049\/iet-cdt.2017.0149"},{"key":"939_CR49","doi-asserted-by":"publisher","unstructured":"Seidel, I., Brascher, A.B., Guntzel, J.L.: Combining Pel decimation with partial distortion elimination to increase SAD energy efficiency. In: 2015 25th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS), pp. 177\u2013184 (2015). https:\/\/doi.org\/10.1109\/PATMOS.2015.7347604","DOI":"10.1109\/PATMOS.2015.7347604"},{"key":"939_CR50","doi-asserted-by":"publisher","unstructured":"Seidel, I., Brascher, A.B., Monteiro, M., Guntzel, J.L.: Exploring Pel decimation to trade off between energy and quality in video coding. In: 2014 IEEE 5th Latin American Symposium on Circuits and Systems, pp. 1\u20134 (2014). https:\/\/doi.org\/10.1109\/LASCAS.2014.6820316","DOI":"10.1109\/LASCAS.2014.6820316"},{"key":"939_CR51","doi-asserted-by":"publisher","unstructured":"Seidel, I., de\u00a0Moraes, B.G., Brascher, A.B., Guntzel, J.L.: On the impacts of Pel decimation and high-Vt\/Low-Vdd on SAD calculation. In: 2013 26th Symposium on Integrated Circuits and Systems Design (SBCCI), pp. 1\u20136 (2013). https:\/\/doi.org\/10.1109\/SBCCI.2013.6644880","DOI":"10.1109\/SBCCI.2013.6644880"},{"key":"939_CR52","doi-asserted-by":"publisher","unstructured":"Seidel, I., de\u00a0Moraes, B.G., Guntzel, J.L.: A low-power configurable VLSI architecture for sum of absolute differences calculation. In: 2013 IEEE 4th Latin American Symposium on Circuits and Systems (LASCAS), pp. 1\u20134 (2013). https:\/\/doi.org\/10.1109\/LASCAS.2013.6519042","DOI":"10.1109\/LASCAS.2013.6519042"},{"issue":"2","key":"939_CR53","doi-asserted-by":"publisher","first-page":"8","DOI":"10.1109\/MDAT.2016.2633408","volume":"34","author":"M Shafique","year":"2017","unstructured":"Shafique, M., Garg, S.: Computing in the dark silicon era: current trends and research challenges. IEEE Design Test 34(2), 8\u201323 (2017). https:\/\/doi.org\/10.1109\/MDAT.2016.2633408","journal-title":"IEEE Design Test"},{"key":"939_CR54","doi-asserted-by":"publisher","unstructured":"Shafique, M., Henkel, J.: Mitigating the power density and temperature problems in the nano-era. In: 2015 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), pp. 176\u2013177 (2015). https:\/\/doi.org\/10.1109\/ICCAD.2015.7372567","DOI":"10.1109\/ICCAD.2015.7372567"},{"issue":"4","key":"939_CR55","doi-asserted-by":"publisher","first-page":"701","DOI":"10.1109\/TCSVT.2014.2351111","volume":"25","author":"MU Shahid","year":"2015","unstructured":"Shahid, M.U., Ahmed, A., Martina, M., Masera, G., Magli, E.: Parallel h.264\/avc fast rate-distortion optimized motion estimation by using a graphics processing unit and dedicated hardware. IEEE Trans. Circ. Syst. Video Technol. 25(4), 701\u2013715 (2015). https:\/\/doi.org\/10.1109\/TCSVT.2014.2351111","journal-title":"IEEE Trans. Circ. Syst. Video Technol."},{"issue":"12","key":"939_CR56","doi-asserted-by":"publisher","first-page":"3126","DOI":"10.1109\/TCSI.2017.2728802","volume":"64","author":"B Silveira","year":"2017","unstructured":"Silveira, B., Paim, G., Abreu, B., Grellert, M., Diniz, C.M., da Costa, E.A.C., Bampi, S.: Power-efficient sum of absolute differences hardware architecture using adder compressors for integer motion estimation design. IEEE Trans. Circ. Syst. I Regul. Pap. 64(12), 3126\u20133137 (2017). https:\/\/doi.org\/10.1109\/TCSI.2017.2728802","journal-title":"IEEE Trans. Circ. Syst. I Regul. Pap."},{"key":"939_CR57","doi-asserted-by":"publisher","unstructured":"Silveira, B., Paim, G., Diniz, C.M., da\u00a0Costa, E.A.C.: Power-efficient sum of absolute differences architecture using adder compressors. In: 2016 IEEE International Conference on Electronics, Circuits and Systems (ICECS), pp. 340\u2013343 (2016). https:\/\/doi.org\/10.1109\/ICECS.2016.7841202","DOI":"10.1109\/ICECS.2016.7841202"},{"key":"939_CR58","doi-asserted-by":"publisher","first-page":"3","DOI":"10.1109\/TCE.2018.2867823","volume":"64","author":"K Singh","year":"2018","unstructured":"Singh, K., Ahamed, S.: Low power motion estimation algorithm and architecture of HEVC\/H.265 for consumer applications. IEEE Trans. Consum. Electron. 64, 3 (2018)","journal-title":"IEEE Trans. Consum. Electron."},{"key":"939_CR59","unstructured":"ST 65nm standard cell library. www.st.com"},{"key":"939_CR60","unstructured":"Ultra Video Group. http:\/\/ultravideo.cs.tut.fi\/#testsequences"},{"issue":"7","key":"939_CR61","doi-asserted-by":"publisher","first-page":"876","DOI":"10.1109\/TCSVT.2006.877150","volume":"16","author":"J Vanne","year":"2006","unstructured":"Vanne, J., Aho, E., Hamalainen, T.D., Kuusilinna, K.: A high-performance sum of absolute difference implementation for motion estimation. IEEE Trans. Circ. Syst. Video Technol. 16(7), 876\u2013883 (2006). https:\/\/doi.org\/10.1109\/TCSVT.2006.877150","journal-title":"IEEE Trans. Circ. Syst. Video Technol."},{"key":"939_CR62","doi-asserted-by":"publisher","unstructured":"Vayalil, N.C., Safari, A., Kong, Y.: ASIC design in residue number system for calculating minimum sum of absolute differences. In: 2015 Tenth International Conference on Computer Engineering Systems (ICCES), pp. 129\u2013132 (2015). https:\/\/doi.org\/10.1109\/ICCES.2015.7393032","DOI":"10.1109\/ICCES.2015.7393032"},{"key":"939_CR63","doi-asserted-by":"publisher","unstructured":"Walter, F.L., Diniz, C.M., Bampi, S.: Synthesis and comparison of low-power high-throughput architectures for SAD calculation. In: 2011 IEEE Second Latin American Symposium on Circuits and Systems (LASCAS), pp. 1\u20134 (2011). https:\/\/doi.org\/10.1109\/LASCAS.2011.5750276","DOI":"10.1109\/LASCAS.2011.5750276"},{"issue":"3","key":"939_CR64","doi-asserted-by":"publisher","first-page":"873","DOI":"10.1007\/s10470-012-9971-z","volume":"73","author":"FL Walter","year":"2012","unstructured":"Walter, F.L., Diniz, C.M., Bampi, S.: Synthesis and comparison of low-power high-throughput architectures for SAD calculation. Analog Integr. Circ. Sig. Process 73(3), 873\u2013884 (2012)","journal-title":"Analog Integr. Circ. Sig. Process"},{"issue":"8","key":"939_CR65","first-page":"3811","volume":"23","author":"A Weinberger","year":"1981","unstructured":"Weinberger, A.: 4\u20132 carry-save adder module. IBM Tech. Disclosure Bull. 23(8), 3811\u20133814 (1981)","journal-title":"IBM Tech. Disclosure Bull."},{"key":"939_CR66","doi-asserted-by":"crossref","unstructured":"Xue, Y., Su, H., Ren, J., Wen, M., Zhang, C., Xiao, L.: A highly parallel and scalable motion estimation algorithm with GPU for HEVC. Sci. Program. J. (2017)","DOI":"10.1155\/2017\/1431574"},{"key":"939_CR67","doi-asserted-by":"publisher","unstructured":"Yuan, X., Jinsong, L., Liwei, G., Zhi, Z., Teng, R.K.F.: A high performance VLSI architecture for integer motion estimation in HEVC. In: 2013 IEEE 10th International Conference on ASIC, pp. 1\u20134 (2013). https:\/\/doi.org\/10.1109\/ASICON.2013.6811845","DOI":"10.1109\/ASICON.2013.6811845"},{"issue":"2","key":"939_CR68","doi-asserted-by":"publisher","first-page":"535","DOI":"10.1109\/TCE.2007.381726","volume":"53","author":"L Yufei","year":"2007","unstructured":"Yufei, L., Xiubo, F., Qin, W.: A high-performance low cost SAD architecture for video coding. IEEE Trans. Consum. Electron. 53(2), 535\u2013541 (2007). https:\/\/doi.org\/10.1109\/TCE.2007.381726","journal-title":"IEEE Trans. Consum. Electron."},{"key":"939_CR69","doi-asserted-by":"crossref","unstructured":"Zhang, Y., Fan, R., Zhang, C., Wang, G., Li, Z.: SIMD acceleration for HEVC encoding on DSP. In: Proceedings of APSIPA Annual Summit and Conference, pp. 1\u20137 (2017)","DOI":"10.1109\/APSIPA.2017.8282310"},{"issue":"4","key":"939_CR70","doi-asserted-by":"publisher","first-page":"827","DOI":"10.1109\/JSSC.2013.2293136","volume":"49","author":"D Zhou","year":"2014","unstructured":"Zhou, D., Zhou, J., He, G., Goto, S.: A 1.59 Gpixel\/s motion estimation processor with - 211 to +211 search range for UHDTV video encoder. IEEE J. Solid-State Circ. 49(4), 827\u2013837 (2014). https:\/\/doi.org\/10.1109\/JSSC.2013.2293136","journal-title":"IEEE J. Solid-State Circ."}],"container-title":["Journal of Real-Time Image Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11554-019-00939-x.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11554-019-00939-x\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11554-019-00939-x.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,1,3]],"date-time":"2021-01-03T00:34:36Z","timestamp":1609634076000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11554-019-00939-x"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,1,4]]},"references-count":70,"journal-issue":{"issue":"5","published-print":{"date-parts":[[2020,10]]}},"alternative-id":["939"],"URL":"https:\/\/doi.org\/10.1007\/s11554-019-00939-x","relation":{},"ISSN":["1861-8200","1861-8219"],"issn-type":[{"value":"1861-8200","type":"print"},{"value":"1861-8219","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,1,4]]},"assertion":[{"value":"29 March 2019","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"17 December 2019","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"4 January 2020","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}