{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,23]],"date-time":"2026-04-23T17:42:32Z","timestamp":1776966152985,"version":"3.51.4"},"reference-count":23,"publisher":"Springer Science and Business Media LLC","issue":"6","license":[{"start":{"date-parts":[[2020,6,24]],"date-time":"2020-06-24T00:00:00Z","timestamp":1592956800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2020,6,24]],"date-time":"2020-06-24T00:00:00Z","timestamp":1592956800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Real-Time Image Proc"],"published-print":{"date-parts":[[2020,12]]},"DOI":"10.1007\/s11554-020-00992-x","type":"journal-article","created":{"date-parts":[[2020,6,24]],"date-time":"2020-06-24T17:03:40Z","timestamp":1593018220000},"page":"1991-2004","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":3,"title":["Dual-mode power reduction technique for real-time image and video processing board"],"prefix":"10.1007","volume":"17","author":[{"given":"Sunil","family":"Jacob","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3055-9900","authenticated-orcid":false,"given":"Varun G.","family":"Menon","sequence":"additional","affiliation":[]},{"given":"Saira","family":"Joseph","sequence":"additional","affiliation":[]},{"given":"Paramjit","family":"Sehdev","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2020,6,24]]},"reference":[{"issue":"1","key":"992_CR1","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1007\/s11554-018-0842-4","volume":"16","author":"A Ahmad","year":"2018","unstructured":"Ahmad, A., Anisetti, M., Damiani, E., Jeon, G.: Special issue on real-time image and video processing in mobile embedded systems. J. Real-Time Image Proc. 16(1), 1\u20134 (2018). https:\/\/doi.org\/10.1007\/s11554-018-0842-4","journal-title":"J. Real-Time Image Proc."},{"key":"992_CR2","unstructured":"Monteiro, H. A. et al. (2017). Energy Consumption Measurement of a FPGA Full-HD Video Processing Platform. In Proceedings of 7th Workshop on Circuits and Systems Design (WCAS\u201917), Fortaleza, Brazil."},{"key":"992_CR3","doi-asserted-by":"crossref","unstructured":"Wang, D., Zhu, D., & Liu, R. (2019). Video SAR High-speed Processing Technology Based on FPGA. In 2019 IEEE MTT-S International Microwave Biomedical Conference (IMBioC), Vol. 1, pp. 1\u20134. IEEE.","DOI":"10.1109\/IMBIOC.2019.8777895"},{"key":"992_CR4","doi-asserted-by":"crossref","unstructured":"Wu, J. (2004). CMOS transistor design challenges for mobile and digital consumer applications. In\u00a0Proceedings. 7th International Conference on Solid-State and Integrated Circuits Technology, Vol. 1, pp. 90\u201395. IEEE.","DOI":"10.1109\/ICSICT.2004.1434961"},{"key":"992_CR5","doi-asserted-by":"crossref","unstructured":"Blanco-Filgueira, B., Garc\u00eda-Lesta, D., Fern\u00e1ndez-Sanjurjo, M., Brea, V. M., & L\u00f3pez, P. (2019). Deep learning-based multiple object visual tracking on embedded system for iot and mobile edge computing applications.\u00a0IEEE Internet of Things Journal.","DOI":"10.1109\/JIOT.2019.2902141"},{"issue":"5","key":"992_CR6","doi-asserted-by":"publisher","first-page":"1823","DOI":"10.1007\/s00542-018-3785-6","volume":"25","author":"M Guduri","year":"2019","unstructured":"Guduri, M., Dokania, V., Verma, R., Islam, A.: Minimum energy solution for ultra-low power applications. Microsyst. Technol. 25(5), 1823\u20131831 (2019)","journal-title":"Microsyst. Technol."},{"issue":"2","key":"992_CR7","doi-asserted-by":"publisher","first-page":"237","DOI":"10.1109\/JPROC.2009.2035453","volume":"98","author":"D Markovic","year":"2010","unstructured":"Markovic, D., Wang, C.C., Alarcon, L.P., Liu, T.T., Rabaey, J.M.: Ultralow-power design in near-threshold region. Proc. IEEE 98(2), 237\u2013252 (2010)","journal-title":"Proc. IEEE"},{"key":"992_CR8","doi-asserted-by":"crossref","unstructured":"Hussain, I., Singh, A., & Chaudhury, S. (2018). A Review on the Effects of Technology on CMOS and CPL Logic Style on Performance, Speed and Power Dissipation. In 2018 IEEE Electron Devices Kolkata Conference (EDKCON), pp. 332\u2013336, IEEE.","DOI":"10.1109\/EDKCON.2018.8770506"},{"key":"992_CR9","unstructured":"Baker, R. J. (2019). CMOS: circuit design, layout, and simulation. Wiley-IEEE press."},{"issue":"4","key":"992_CR10","doi-asserted-by":"publisher","first-page":"625","DOI":"10.1016\/j.jestch.2018.06.013","volume":"21","author":"S Garg","year":"2018","unstructured":"Garg, S., Gupta, T.K.: Low power domino logic circuits in deep-submicron technology using CMOS. Engineering Science and Technology, an International Journal 21(4), 625\u2013638 (2018)","journal-title":"Engineering Science and Technology, an International Journal"},{"key":"992_CR11","doi-asserted-by":"crossref","unstructured":"Kaizerman, A., Fisher, S., & Fish, A. (2012). Subthreshold dual mode logic.\u00a0IEEE Transactions on Very Large Scale Integration (VLSI) Systems,\u00a021(5), 979\u2013983.","DOI":"10.1109\/TVLSI.2012.2198678"},{"key":"992_CR12","doi-asserted-by":"publisher","first-page":"258","DOI":"10.1109\/ACCESS.2013.2262015","volume":"1","author":"I Levi","year":"2013","unstructured":"Levi, I., Fish, A.: Dual mode logic\u2014Design for energy efficiency and high performance. IEEE access 1, 258\u2013265 (2013)","journal-title":"IEEE access"},{"key":"992_CR13","doi-asserted-by":"crossref","unstructured":"Jain, D. K., Jacob, S., Alzubi, J., & Menon, V. (2019). An efficient and adaptable multimedia system for converting PAL to VGA in real-time video processing.\u00a0Journal of Real-Time Image Processing, 1\u201313.","DOI":"10.1007\/s11554-019-00889-4"},{"key":"992_CR14","doi-asserted-by":"crossref","unstructured":"Alzubi, J., Jacob, S., Menon, V. G., Joseph, S., & Vinoj, P. G. (2018). A top-up design for pal to vga conversion in real time video processing system. In 2018 International Symposium on Advanced Electrical and Communication Technologies (ISAECT) (pp. 1\u20135). IEEE.","DOI":"10.1109\/ISAECT.2018.8618704"},{"issue":"1","key":"992_CR15","doi-asserted-by":"publisher","first-page":"7","DOI":"10.3390\/jimaging5010007","volume":"5","author":"P Garcia","year":"2019","unstructured":"Garcia, P., Bhowmik, D., Stewart, R., Michaelson, G., Wallace, A.: Optimized Memory Allocation and Power Minimization for FPGA-Based Image Processing. Journal of Imaging. 5(1), 7 (2019)","journal-title":"Journal of Imaging."},{"key":"992_CR16","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1155\/2018\/2843582","volume":"2018","author":"L Kechiche","year":"2018","unstructured":"Kechiche, L., Touil, L., Ouni, B.: Toward the Implementation of an ASIC-Like System on FPGA for Real-Time Video Processing with Power Reduction. International Journal of Reconfigurable Computing. 2018, 1\u201311 (2018)","journal-title":"International Journal of Reconfigurable Computing."},{"issue":"8","key":"992_CR17","doi-asserted-by":"publisher","first-page":"847","DOI":"10.1109\/4.400426","volume":"30","author":"SI Mutoh","year":"1995","unstructured":"Mutoh, S.I., Douseki, T., Matsuya, Y., Aoki, T., Shigematsu, S., Yamada, J.: 1-V power supply high-speed digital circuit technology with multithreshold-voltage CMOS. IEEE J. Solid-State Circuits 30(8), 847\u2013854 (1995)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"992_CR18","doi-asserted-by":"crossref","unstructured":"Kuroda, T., Fujita, T., Mita, S., Nagamatsu, T., Yoshioka, S., Suzuki, K., & Kinugawa, M. (1996). A 0.9-V, 150-MHz, 10-mW, 4 mm\/sup 2\/, 2-D discrete cosine transform core processor with variable threshold-voltage (VT) scheme. IEEE Journal of Solid-State Circuits, 31(11), 1770\u20131779.","DOI":"10.1109\/JSSC.1996.542322"},{"key":"992_CR19","doi-asserted-by":"crossref","unstructured":"Balamurugan, V. (2015, March). Performance analysis of asynchronous dual mode logic using leakage power reduction techniques. In 2015 International Conference on Innovations in Information, Embedded and Communication Systems (ICIIECS) (pp. 1\u20135). IEEE.","DOI":"10.1109\/ICIIECS.2015.7193149"},{"issue":"7","key":"992_CR20","doi-asserted-by":"publisher","first-page":"1220","DOI":"10.1109\/JSSC.2003.813248","volume":"38","author":"T Enomoto","year":"2003","unstructured":"Enomoto, T., Oka, Y., Shikano, H.: A self-controllable voltage level (SVL) circuit and its low-power high-speed CMOS circuit applications. IEEE J. Solid-State Circuits 38(7), 1220\u20131226 (2003)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"992_CR21","doi-asserted-by":"crossref","unstructured":"Akashe, S., Sharma, R., Tiwari, N., & Pandey, R. (2012). Modelling of high speed low power decoder in nanometer era. In 2012 World Congress on Information and Communication Technologies (pp. 13\u201317). IEEE.","DOI":"10.1109\/WICT.2012.6409042"},{"key":"992_CR22","doi-asserted-by":"crossref","unstructured":"Drazdziulis, M., & Larsson-Edefors, P. (2003). A gate leakage reduction strategy for future CMOS circuits. In\u00a0ESSCIRC 2004\u201329th European Solid-State Circuits Conference (pp. 317\u2013320). IEEE.","DOI":"10.1109\/ESSCIRC.2003.1257136"},{"issue":"9","key":"992_CR23","doi-asserted-by":"publisher","first-page":"2093","DOI":"10.1109\/TMM.2017.2729400","volume":"19","author":"H M\u00fcller","year":"2017","unstructured":"M\u00fcller, H., Unay, D.: Retrieval from and understanding of large-scale multi-modal medical datasets: A review. IEEE Transactions on Multimedia 19(9), 2093\u20132104 (2017)","journal-title":"IEEE Transactions on Multimedia"}],"container-title":["Journal of Real-Time Image Processing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11554-020-00992-x.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s11554-020-00992-x\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11554-020-00992-x.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,6,24]],"date-time":"2021-06-24T00:32:56Z","timestamp":1624494776000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s11554-020-00992-x"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,6,24]]},"references-count":23,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2020,12]]}},"alternative-id":["992"],"URL":"https:\/\/doi.org\/10.1007\/s11554-020-00992-x","relation":{},"ISSN":["1861-8200","1861-8219"],"issn-type":[{"value":"1861-8200","type":"print"},{"value":"1861-8219","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,6,24]]},"assertion":[{"value":"10 October 2019","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"10 June 2020","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"24 June 2020","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}