{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,15]],"date-time":"2026-01-15T22:55:44Z","timestamp":1768517744669,"version":"3.49.0"},"reference-count":24,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2024,1,7]],"date-time":"2024-01-07T00:00:00Z","timestamp":1704585600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2024,1,7]],"date-time":"2024-01-07T00:00:00Z","timestamp":1704585600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Real-Time Image Proc"],"published-print":{"date-parts":[[2024,2]]},"DOI":"10.1007\/s11554-023-01396-3","type":"journal-article","created":{"date-parts":[[2024,1,7]],"date-time":"2024-01-07T14:02:04Z","timestamp":1704636124000},"update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":6,"title":["FPGA implementation of compact and low-power multiplierless architectures for DWT and IDWT"],"prefix":"10.1007","volume":"21","author":[{"given":"Jhilam","family":"Jana","sequence":"first","affiliation":[]},{"given":"Ritesh Sur","family":"Chowdhury","sequence":"additional","affiliation":[]},{"given":"Sayan","family":"Tripathi","sequence":"additional","affiliation":[]},{"given":"Jaydeb","family":"Bhaumik","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2024,1,7]]},"reference":[{"key":"1396_CR1","unstructured":"Acharya, T.: Intel Corp, Architecture for computing a two-dimensional discrete wavelet transform, U.S. Patent No. 6,178,269, (2001)"},{"key":"1396_CR2","first-page":"67","volume":"1","author":"MN Kumar","year":"2012","unstructured":"Kumar, M.N., Hemanth, J., Prasad, K.D.: VLSI Implementation of DWT Using Systolic Array Architecture. International Journal of Recent Technology and Engineering (IJRTE) 1, 67\u201373 (2012)","journal-title":"International Journal of Recent Technology and Engineering (IJRTE)"},{"issue":"2","key":"1396_CR3","first-page":"151","volume":"55","author":"PK Meher","year":"2008","unstructured":"Meher, P.K., Mohanty, B.K., Patra, J.C.: Hardware-efficient systolic-like modular design for two-dimensional discrete wavelet transform. IEEE Transactions on Circuits and Systems II: Express Briefs 55(2), 151\u2013155 (2008)","journal-title":"IEEE Transactions on Circuits and Systems II: Express Briefs"},{"key":"1396_CR4","doi-asserted-by":"crossref","unstructured":"Daubechies, I., Ten lectures on wavelets. Society for industrial and applied mathematics, (1992)","DOI":"10.1137\/1.9781611970104"},{"key":"1396_CR5","first-page":"378","volume":"2021","author":"J Jana","year":"2021","unstructured":"Jana, J., Tripathi, S., Chowdhury, R.S., Bhattacharya, A., Bhaumik, J.: Efficient, an area, architecture, V.L.S.I., for 1-D and 2-D discrete wavelet transform (DWT) and inverse discrete wavelet transform (IDWT). Dev. Integr. Circuit IEEE 2021, 378\u2013382 (2021)","journal-title":"Dev. Integr. Circuit IEEE"},{"issue":"5","key":"1396_CR6","doi-asserted-by":"publisher","first-page":"1315","DOI":"10.1109\/TSP.2004.826175","volume":"52","author":"H Liao","year":"2004","unstructured":"Liao, H., Mandal, M.K., Cockburn, B.F.: Efficient architectures for 1-D and 2-D lifting-based wavelet transforms. IEEE Trans. Signal Process. 52(5), 1315\u20131326 (2004)","journal-title":"IEEE Trans. Signal Process."},{"key":"1396_CR7","doi-asserted-by":"publisher","first-page":"102881","DOI":"10.1016\/j.micpro.2019.102881","volume":"71","author":"SA Bamerni","year":"2019","unstructured":"Bamerni, S.A., Al-Sulaifanie, A.K.: An efficient non-separable architecture for Haar wavelet transform with lifting structure. Microprocess. Microsyst. 71, 102881 (2019)","journal-title":"Microprocess. Microsyst."},{"key":"1396_CR8","first-page":"1","volume":"2015","author":"GK Maye","year":"2015","unstructured":"Maye, G.K., Srinivasulu, T.: VLSI architecture for coherent 9, 7 lifting based 2D-discrete wavelet transform. Ann. IEEE India Conf. IEEE 2015, 1\u20136 (2015)","journal-title":"Ann. IEEE India Conf. IEEE"},{"key":"1396_CR9","doi-asserted-by":"crossref","unstructured":"Darji, A.D., Limaye, A.: Memory efficient VLSI architecture for lifting-based DWT, In,: IEEE 57th International Midwest Symposium on Circuits and Systems (MWSCAS). IEEE 2014, 189\u2013192 (2014)","DOI":"10.1109\/MWSCAS.2014.6908384"},{"issue":"5","key":"1396_CR10","first-page":"1","volume":"12","author":"SPR Borra","year":"2019","unstructured":"Borra, S.P.R., Panakala, R.K., Kumar, P.R.: VLSI implementation of image fusion using DWT-PCA algorithm with maximum selection rule. Int. J. Intell. Eng. Syst. 12(5), 1\u201311 (2019)","journal-title":"Int. J. Intell. Eng. Syst."},{"issue":"21","key":"1396_CR11","doi-asserted-by":"publisher","first-page":"4635","DOI":"10.3390\/app9214635","volume":"9","author":"W Zhang","year":"2019","unstructured":"Zhang, W., Wu, C., Zhang, P., Liu, Y.: An internal folded hardware-efficient architecture for lifting-based multi-level 2-D 9\/7 DWT. Appl. Sci. 9(21), 4635 (2019)","journal-title":"Appl. Sci."},{"key":"1396_CR12","doi-asserted-by":"crossref","unstructured":"Maye, G.K., Srinivasulu, T.: Level Skip VLSI Architecture for 2D-Discrete Wavelet Transform, In Innovations in Computer Science and Engineering, Springer, Singapore, (2017), pp.\u00a0347\u2013353","DOI":"10.1007\/978-981-10-3818-1_38"},{"key":"1396_CR13","doi-asserted-by":"crossref","unstructured":"Srinivasarao, B.K.N., Chakrabarti, I.: High performance VLSI architecture for 3-D discrete wavelet transform, In,: International Symposium on VLSI Design, Automation and Test (VLSI-DAT). IEEE 2016, 1\u20134 (2016)","DOI":"10.1109\/VLSI-DAT.2016.7482578"},{"key":"1396_CR14","doi-asserted-by":"publisher","first-page":"11539","DOI":"10.1007\/s11227-022-04331-8","volume":"78","author":"K Stokfiszewski","year":"2022","unstructured":"Stokfiszewski, K., Wieloch, K., Yatsymirskyy, M.: An efficient implementation of one-dimensional discrete wavelet transform algorithms for GPU architectures. J. Supercomput. 78, 11539\u201363 (2022)","journal-title":"J. Supercomput."},{"issue":"3","key":"1396_CR15","doi-asserted-by":"publisher","first-page":"607","DOI":"10.1109\/TIP.2007.891069","volume":"16","author":"C Xiong","year":"2007","unstructured":"Xiong, C., Tian, J., Liu, J.: Efficient architectures for two-dimensional discrete wavelet transform using lifting scheme. IEEE Trans. Image Process. 16(3), 607\u2013614 (2007)","journal-title":"IEEE Trans. Image Process."},{"key":"1396_CR16","doi-asserted-by":"crossref","unstructured":"Pande, A., Zambreno, J.: A reconfigurable architecture for secure multimedia delivery, In 2010 23rd International Conference on VLSI Design, IEEE, (2010), pp.\u00a0258\u2013263","DOI":"10.1109\/VLSI.Design.2010.50"},{"key":"1396_CR17","doi-asserted-by":"publisher","first-page":"153363","DOI":"10.1016\/j.aeue.2020.153363","volume":"124","author":"SH Farghaly","year":"2020","unstructured":"Farghaly, S.H., Ismail, S.M.: Floating-point discrete wavelet transform-based image compression on FPGA. AEU-Int. J. Electron. Commun. 124, 153363 (2020)","journal-title":"AEU-Int. J. Electron. Commun."},{"key":"1396_CR18","doi-asserted-by":"crossref","unstructured":"Dahiya, V., Singhal, M., Joshi, A.: Multiplier less high speed VLSI architecture for lifting based 1-D discrete wavelet transform, In 2016 International Conference on Recent Advances and Innovations in Engineering (ICRAIE), IEEE, (2016), pp.\u00a01\u20135","DOI":"10.1109\/ICRAIE.2016.7939464"},{"key":"1396_CR19","doi-asserted-by":"crossref","unstructured":"Hajjaji, M.A., Gafsi, M., Ben Abdelali, A., Mtibaa, A.: FPGA implementation of digital images watermarking system based on discrete Haar wavelet transform, Security and Communication Networks, (2019)","DOI":"10.1155\/2019\/1294267"},{"issue":"14","key":"1396_CR20","doi-asserted-by":"publisher","first-page":"4639","DOI":"10.1109\/JSEN.2017.2712777","volume":"17","author":"A Mishra","year":"2017","unstructured":"Mishra, A., Mahapatra, S., Banerjee, S.: Modified Frei-Chen operator-based infrared and visible sensor image fusion for real-time applications. IEEE Sens. J. 17(14), 4639\u20134646 (2017)","journal-title":"IEEE Sens. J."},{"key":"1396_CR21","doi-asserted-by":"crossref","unstructured":"Pemmaraju, M., Mashetty, S.C., Aruva, S., Saduvelly, M., Edara, B.B.: Implementation of image fusion based on wavelet domain using FPGA, In 2017 International Conference on Trends in Electronics and Informatics (ICEI), IEEE, (2017), pp.\u00a0500\u2013504","DOI":"10.1109\/ICOEI.2017.8300978"},{"key":"1396_CR22","unstructured":"University of Southern California, \u201cThe USC-SIPI Image Database\u201d. http:\/\/sipi.usc.edu\/database\/database.php. Accessed 05 (2023)"},{"key":"1396_CR23","unstructured":"Loughborough University, \u201cUncompressed Colour Image Database\u201d. http:\/\/jasoncantarella.com\/downloads\/ucid.v2.tar.gz. Accessed 05 (2023)"},{"key":"1396_CR24","unstructured":"Eastman Kodak Company, \u201cKodak Lossless True Color Image Suite Database\u201d. http:\/\/r0k.us\/graphics\/kodak\/. Accessed 05 (2023)"}],"container-title":["Journal of Real-Time Image Processing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11554-023-01396-3.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s11554-023-01396-3\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11554-023-01396-3.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,2,6]],"date-time":"2024-02-06T14:16:20Z","timestamp":1707228980000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s11554-023-01396-3"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,1,7]]},"references-count":24,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2024,2]]}},"alternative-id":["1396"],"URL":"https:\/\/doi.org\/10.1007\/s11554-023-01396-3","relation":{},"ISSN":["1861-8200","1861-8219"],"issn-type":[{"value":"1861-8200","type":"print"},{"value":"1861-8219","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,1,7]]},"assertion":[{"value":"13 October 2023","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"5 December 2023","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"7 January 2024","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}],"article-number":"19"}}