{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,8]],"date-time":"2025-12-08T22:42:32Z","timestamp":1765233752209},"reference-count":21,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2024,3,8]],"date-time":"2024-03-08T00:00:00Z","timestamp":1709856000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2024,3,8]],"date-time":"2024-03-08T00:00:00Z","timestamp":1709856000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Real-Time Image Proc"],"published-print":{"date-parts":[[2024,4]]},"DOI":"10.1007\/s11554-024-01423-x","type":"journal-article","created":{"date-parts":[[2024,3,8]],"date-time":"2024-03-08T13:01:38Z","timestamp":1709902898000},"update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["Neural network accelerator with fast buffer design for computer vision"],"prefix":"10.1007","volume":"21","author":[{"given":"Shih-Chang","family":"Hsia","sequence":"first","affiliation":[]},{"given":"Yu-Xiang","family":"Zhang","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2024,3,8]]},"reference":[{"issue":"11","key":"1423_CR1","doi-asserted-by":"publisher","first-page":"2601","DOI":"10.1109\/TCAD.2018.2857078","volume":"37","author":"C Wang","year":"2018","unstructured":"Wang, C., Li, X., Chen, H., Zhou, X., Gong, C.L.: MALOC: a fully pipelined FPGA accelerator for convolutional neural networks with all layers mapped on. IEEE Trans. Comput. Aided Design Integrat. Circ. Syst. 37(11), 2601\u20132612 (2018)","journal-title":"IEEE Trans. Comput. Aided Design Integrat. Circ. Syst."},{"issue":"11","key":"1423_CR2","doi-asserted-by":"publisher","first-page":"1967","DOI":"10.1109\/TVLSI.2021.3109580","volume":"29","author":"L Chang","year":"2021","unstructured":"Chang, L., Zhang, S., Du, H., Chen, Y., Wang, S.: A reconfigurable neural network processor with tile-grained multicore pipeline for object detection on FPGA. IEEE Trans. Very Large Scale Integrat. Syst. 29(11), 1967\u20131980 (2021)","journal-title":"IEEE Trans. Very Large Scale Integrat. Syst."},{"issue":"8","key":"1423_CR3","doi-asserted-by":"publisher","first-page":"1861","DOI":"10.1109\/TVLSI.2019.2905242","volume":"27","author":"DT Nguyen","year":"2019","unstructured":"Nguyen, D.T., Nguyen, T.N., Kim, H., Lee, H.J.: A high-throughput and power-efficient FPGA implementation of YOLO CNN for object detection. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 27(8), 1861\u20131873 (2019)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"issue":"4","key":"1423_CR4","doi-asserted-by":"publisher","first-page":"843","DOI":"10.1109\/TCAD.2019.2897634","volume":"39","author":"Y Ma","year":"2020","unstructured":"Ma, Y., Cao, Y., Vrudhula, S., Seo, J.-S.: Performance modeling for CNN inference accelerators on FPGA. IEEE Trans. Comput. Aided Design Integrat. Circ. Syst. 39(4), 843\u2013856 (2020)","journal-title":"IEEE Trans. Comput. Aided Design Integrat. Circ. Syst."},{"issue":"7","key":"1423_CR5","first-page":"2093","volume":"30","author":"HJ Kang","year":"2020","unstructured":"Kang, H.J.: Accelerator-aware pruning for convolutional neural networks. IEEE Trans. Circ. Syst. Video Technol. 30(7), 2093\u20132103 (2020)","journal-title":"IEEE Trans. Circ. Syst. Video Technol."},{"issue":"12","key":"1423_CR6","doi-asserted-by":"publisher","first-page":"1891","DOI":"10.1109\/TVLSI.2022.3210963","volume":"30","author":"MN Islam","year":"2022","unstructured":"Islam, M.N., Shrestha, R., Chowdhury, S.R.: An uninterrupted processing technique-based high-throughput and energy-efficient hardware accelerator for convolutional neural networks. IEEE Trans. Very Large Scale Integrat. Syst. 30(12), 1891\u20131901 (2022)","journal-title":"IEEE Trans. Very Large Scale Integrat. Syst."},{"issue":"8","key":"1423_CR7","doi-asserted-by":"publisher","first-page":"3279","DOI":"10.1109\/TCSI.2021.3078541","volume":"68","author":"B Li","year":"2021","unstructured":"Li, B., Hang Wang, X., Zhang, J., Ren, L., Liu, H., Sun, N.Z.: Dynamic dataflow scheduling and computation mapping techniques for efficient depthwise separable convolution acceleration. IEEE Trans. Circ. Syst. I Reg. Pap. 68(8), 3279\u20133292 (2021)","journal-title":"IEEE Trans. Circ. Syst. I Reg. Pap."},{"issue":"21","key":"1423_CR8","doi-asserted-by":"publisher","first-page":"21357","DOI":"10.1109\/JIOT.2022.3179016","volume":"9","author":"Z Zhang","year":"2022","unstructured":"Zhang, Z., Mahmud, M.A.P., Kouzani, A.Z.: FitNN: a low-resource FPGA-based CNN accelerator for drones. IEEE Internet Things J. 9(21), 21357\u201321369 (2022)","journal-title":"IEEE Internet Things J."},{"key":"1423_CR9","doi-asserted-by":"crossref","unstructured":"Chon, D., Yang, Y., Choi, H., Choi, W.: Hardware-efficient barrel shifter design using customized dynamic logic based MUX. In: 2022 19th International SoC Design Conference (ISOCC), pp.59\u201360 (2022)","DOI":"10.1109\/ISOCC56007.2022.10031545"},{"issue":"7","key":"1423_CR10","doi-asserted-by":"publisher","first-page":"1414","DOI":"10.1109\/TCAD.2019.2917852","volume":"39","author":"YC Tianqi Tang","year":"2020","unstructured":"Tianqi Tang, Y.C., Xia, L., Li, B., Wang, Y., Yang, H.: Low bit-width convolutional neural network on RRAM. IEEE Trans. Comput. Aided Design Integrat. Circ. Syst. 39(7), 1414\u20131427 (2020)","journal-title":"IEEE Trans. Comput. Aided Design Integrat. Circ. Syst."},{"key":"1423_CR11","doi-asserted-by":"crossref","unstructured":"Yadav, D. K., Gupta, A. K., Mishra, A. K.: A fast and area efficient 2-D convolver for real time image processing. In: 2008 IEEE Region 10 Conference, pp 1\u20134 (2008)","DOI":"10.1109\/TENCON.2008.4766488"},{"issue":"6","key":"1423_CR12","doi-asserted-by":"publisher","first-page":"1902","DOI":"10.1109\/TCAD.2021.3093835","volume":"41","author":"K Huang","year":"2021","unstructured":"Huang, K., et al.: Acceleration-aware fine-grained channel pruning for deep neural networks via residual gating. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 41(6), 1902\u20131915 (2021)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"issue":"1","key":"1423_CR13","doi-asserted-by":"publisher","first-page":"198","DOI":"10.1109\/TCSI.2017.2735490","volume":"65","author":"L Du","year":"2018","unstructured":"Du, L., et al.: A Reconfigurable streaming deep convolutional neural network accelerator for internet of things. IEEE Trans. Circ. Syst. I Reg. Pap. 65(1), 198\u2013208 (2018)","journal-title":"IEEE Trans. Circ. Syst. I Reg. Pap."},{"key":"1423_CR14","unstructured":"The Mnist Database of handwritten digits. (2024). [Online]. Available: http:\/\/yann.lecun.com\/exdb\/mnist\/."},{"key":"1423_CR15","unstructured":"https:\/\/www.tensorflow.org\/install"},{"key":"1423_CR16","unstructured":"Zynq UltraScale+ MPSoC ZCU104 Evaluation Kit. [Online]. (2024). Available: https:\/\/www.xilinx.com\/products\/boards-and-kits\/zcu104.html."},{"key":"1423_CR17","doi-asserted-by":"publisher","first-page":"305","DOI":"10.1007\/s11554-015-0535-1","volume":"16","author":"A Aguilar-Gonz\u00e1lez","year":"2019","unstructured":"Aguilar-Gonz\u00e1lez, A., Arias-Estrada, M., P\u00e9rez-Patricio, M., Camas-Anzueto, J.L.: An FPGA 2D-convolution unit based on the CAPH language. J. Real-Time Image Proc. 16, 305\u2013319 (2019)","journal-title":"J. Real-Time Image Proc."},{"issue":"6","key":"1423_CR18","doi-asserted-by":"publisher","first-page":"519","DOI":"10.1016\/j.sysarc.2014.01.006","volume":"60","author":"M Birem","year":"2014","unstructured":"Birem, M., Berry, F.: DreamCam: a modular FPGA-based smart camera architecture. J. Syst. Architect. 60(6), 519\u2013527 (2014)","journal-title":"J. Syst. Architect."},{"issue":"4","key":"1423_CR19","doi-asserted-by":"publisher","first-page":"751","DOI":"10.1109\/JETCAS.2021.3114179","volume":"11","author":"A Kosuge","year":"2021","unstructured":"Kosuge, A., Hamada, M., Kuroda, T.: A 16 nJ\/classification FPGA-based wired-logic dnn accelerator using fixed-weight non-linear neural net. IEEE J. Emerg. Select. Top. Circ. Syst. 11(4), 751\u2013761 (2021)","journal-title":"IEEE J. Emerg. Select. Top. Circ. Syst."},{"issue":"11","key":"1423_CR20","first-page":"4583","volume":"69","author":"A Xu","year":"2022","unstructured":"Xu, A., Li, C., Wei, Y., Ge, Z., Cheng, X., Liu, G.: Gate-controlled memristor FPGA model for quantified neural network. IEEE Trans. Circ. Syst. II Brief 69(11), 4583\u20134587 (2022)","journal-title":"IEEE Trans. Circ. Syst. II Brief"},{"issue":"6","key":"1423_CR21","doi-asserted-by":"publisher","first-page":"2553","DOI":"10.1109\/TCSI.2022.3160693","volume":"69","author":"Y Liu","year":"2022","unstructured":"Liu, Y., Chen, Y., Ye, W., Gui, Y.: FPGA-NHAP: a general FPGA-based neuromorphic hardware acceleration platform with high speed and low power. IEEE Trans. Circ. Syst. I Reg. Pap. 69(6), 2553\u20132566 (2022)","journal-title":"IEEE Trans. Circ. Syst. I Reg. Pap."}],"container-title":["Journal of Real-Time Image Processing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11554-024-01423-x.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s11554-024-01423-x\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11554-024-01423-x.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,4,5]],"date-time":"2024-04-05T12:31:23Z","timestamp":1712320283000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s11554-024-01423-x"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,3,8]]},"references-count":21,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2024,4]]}},"alternative-id":["1423"],"URL":"https:\/\/doi.org\/10.1007\/s11554-024-01423-x","relation":{},"ISSN":["1861-8200","1861-8219"],"issn-type":[{"value":"1861-8200","type":"print"},{"value":"1861-8219","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,3,8]]},"assertion":[{"value":"7 September 2023","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"18 January 2024","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"8 March 2024","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"The authors declare no competing interests.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Conflict of interest"}}],"article-number":"47"}}