{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,26]],"date-time":"2026-02-26T15:33:10Z","timestamp":1772119990489,"version":"3.50.1"},"reference-count":19,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[2024,5,11]],"date-time":"2024-05-11T00:00:00Z","timestamp":1715385600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2024,5,11]],"date-time":"2024-05-11T00:00:00Z","timestamp":1715385600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"funder":[{"name":"National College Students\u2019 innovation and entrepreneurship training program","award":["202310336045"],"award-info":[{"award-number":["202310336045"]}]},{"name":"\u201cPioneer\u201d and \u201cLeading Goose\u201d R&D Program of Zhejiang Province","award":["2022C01068"],"award-info":[{"award-number":["2022C01068"]}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Real-Time Image Proc"],"published-print":{"date-parts":[[2024,6]]},"DOI":"10.1007\/s11554-024-01470-4","type":"journal-article","created":{"date-parts":[[2024,5,11]],"date-time":"2024-05-11T12:01:36Z","timestamp":1715428896000},"update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["Hardware architecture optimization for high-frequency zeroing and LFNST in H.266\/VVC based on FPGA"],"prefix":"10.1007","volume":"21","author":[{"given":"Junxiang","family":"Zhang","sequence":"first","affiliation":[]},{"given":"Qinghua","family":"Sheng","sequence":"additional","affiliation":[]},{"given":"Rui","family":"Pan","sequence":"additional","affiliation":[]},{"given":"Jiawei","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Kuan","family":"Qin","sequence":"additional","affiliation":[]},{"given":"Xiaofang","family":"Huang","sequence":"additional","affiliation":[]},{"given":"Xiaoyan","family":"Niu","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2024,5,11]]},"reference":[{"key":"1470_CR1","unstructured":"Bross, B., Chen, J., Liu, S., et\u00a0al: Versatile video coding editorial refinements on draft 10 [eb\/ol] ((2020-11-24)[2022-11-15]). https:\/\/jvet-experts.org\/doc_end_user\/documents\/20_Teleconference\/wg11\/JVET-T2001-v2.zip"},{"issue":"10","key":"1470_CR2","doi-asserted-by":"publisher","first-page":"3736","DOI":"10.1109\/TCSVT.2021.3101953","volume":"31","author":"B Bross","year":"2021","unstructured":"Bross, B., Wang, Y.K., Ye, Y., Liu, S., Chen, J., Sullivan, G.J., Ohm, J.R.: Overview of the versatile video coding (VVC) standard and its applications. IEEE Trans. Circuits Syst. Video Technol. 31(10), 3736\u20133764 (2021). https:\/\/doi.org\/10.1109\/TCSVT.2021.3101953","journal-title":"IEEE Trans. Circuits Syst. Video Technol."},{"key":"1470_CR3","doi-asserted-by":"publisher","DOI":"10.1109\/tcsvt.2012.2221191","author":"GJ Sullivan","year":"2012","unstructured":"Sullivan, G.J., Ohm, J.R., Han, W.J., Wiegand, T.: Overview of the high efficiency video coding (HEVC) standard. IEEE Trans. Circuits Syst. Video Technol. (2012). https:\/\/doi.org\/10.1109\/tcsvt.2012.2221191","journal-title":"IEEE Trans. Circuits Syst. Video Technol."},{"issue":"10","key":"1470_CR4","doi-asserted-by":"publisher","first-page":"3765","DOI":"10.1109\/tcsvt.2021.3072204","volume":"31","author":"F Bossen","year":"2021","unstructured":"Bossen, F., Suhring, K., Wieckowski, A., Liu, S.: VVC complexity and software implementation analysis. IEEE Trans. Circuits Syst. Video Technol. 31(10), 3765\u20133778 (2021). https:\/\/doi.org\/10.1109\/tcsvt.2021.3072204","journal-title":"IEEE Trans. Circuits Syst. Video Technol."},{"key":"1470_CR5","doi-asserted-by":"publisher","DOI":"10.1109\/tcsvt.2021.3087706","author":"X Zhao","year":"2021","unstructured":"Zhao, X., Kim, S.H., Zhao, Y., Egilmez, H.E., Koo, M., Liu, S., Lainema, J., Karczewicz, M.: Transform coding in the VVC standard. IEEE Trans. Circuits Syst. Video Technol. (2021). https:\/\/doi.org\/10.1109\/tcsvt.2021.3087706","journal-title":"IEEE Trans. Circuits Syst. Video Technol."},{"key":"1470_CR6","first-page":"2340","volume":"36","author":"S Yan","year":"2013","unstructured":"Yan, S.: High efficiency video coding. Chin. J. Comput. 36, 2340\u20132355 (2013)","journal-title":"Chin. J. Comput."},{"issue":"5","key":"1470_CR7","doi-asserted-by":"publisher","first-page":"1226","DOI":"10.1109\/tcsvt.2019.2949619","volume":"30","author":"B Bross","year":"2020","unstructured":"Bross, B., Andersson, K., Blaser, M., Drugeon, V., Kim, S.H., Lainema, J., Li, J., Liu, S., Ohm, J.R., Sullivan, G.J., Yu, R.: General video coding technology in responses to the joint call for proposals on video compression with capability beyond HEVC. IEEE Trans. Circuits Syst. Video Technol. 30(5), 1226\u20131240 (2020). https:\/\/doi.org\/10.1109\/tcsvt.2019.2949619","journal-title":"IEEE Trans. Circuits Syst. Video Technol."},{"key":"1470_CR8","doi-asserted-by":"publisher","unstructured":"Silveira, B., Neto, L., Palomino, D., Diniz, C., Correa, G.: Multiple transform selection hardware design for 4k@60fps real-time versatile video coding. In: 2022 IEEE International Symposium on Circuits and Systems (ISCAS), pp. 1\u20135 (2022). https:\/\/doi.org\/10.1109\/ISCAS48785.2022.9937964","DOI":"10.1109\/ISCAS48785.2022.9937964"},{"key":"1470_CR9","doi-asserted-by":"publisher","unstructured":"Silveira, B., Palomino, D., Diniz, C., Correa, G.: A hardware design for the multi-transform module of the versatile video coding standard. In: 2023 36th SBC\/SBMicro\/IEEE\/ACM Symposium on Integrated Circuits and Systems Design (SBCCI), pp. 1\u20136 (2023). https:\/\/doi.org\/10.1109\/SBCCI60457.2023.10261970","DOI":"10.1109\/SBCCI60457.2023.10261970"},{"issue":"1","key":"1470_CR10","doi-asserted-by":"publisher","first-page":"53","DOI":"10.1109\/TCE.2018.2812459","volume":"64","author":"MJ Garrido","year":"2018","unstructured":"Garrido, M.J., Pescador, F., Chavar\u00edras, M., Lobo, P.J., Sanz, C.: A high performance FPGA-based architecture for the future video coding adaptive multiple core transform. IEEE Trans. Consum. Electron. 64(1), 53\u201360 (2018). https:\/\/doi.org\/10.1109\/TCE.2018.2812459","journal-title":"IEEE Trans. Consum. Electron."},{"issue":"3","key":"1470_CR11","doi-asserted-by":"publisher","first-page":"274","DOI":"10.1109\/TCE.2019.2913327","volume":"65","author":"MJ Garrido","year":"2019","unstructured":"Garrido, M.J., Pescador, F., Chavarr\u00edas, M., Lobo, P.J., Sanz, C.: A 2-D multiple transform processor for the versatile video coding standard. IEEE Trans. Consum. Electron. 65(3), 274\u2013283 (2019). https:\/\/doi.org\/10.1109\/TCE.2019.2913327","journal-title":"IEEE Trans. Consum. Electron."},{"key":"1470_CR12","doi-asserted-by":"publisher","first-page":"81887","DOI":"10.1109\/ACCESS.2020.2991299","volume":"8","author":"MJ Garrido","year":"2020","unstructured":"Garrido, M.J., Pescador, F., Chavarr\u00edas, M., Lobo, P.J., Sanz, C., Paz, P.: An FPGA-based architecture for the versatile video coding multiple transform selection core. IEEE Access 8, 81887\u201381903 (2020). https:\/\/doi.org\/10.1109\/ACCESS.2020.2991299","journal-title":"IEEE Access"},{"issue":"9","key":"1470_CR13","doi-asserted-by":"publisher","first-page":"3289","DOI":"10.1109\/TCSVT.2019.2934752","volume":"30","author":"Y Fan","year":"2020","unstructured":"Fan, Y., Zeng, Y., Sun, H., Katto, J., Zeng, X.: A pipelined 2D transform architecture supporting mixed block sizes for the VVC standard. IEEE Trans. Circuits Syst. Video Technol. 30(9), 3289\u20133295 (2020). https:\/\/doi.org\/10.1109\/TCSVT.2019.2934752","journal-title":"IEEE Trans. Circuits Syst. Video Technol."},{"issue":"9","key":"1470_CR14","doi-asserted-by":"publisher","first-page":"569","DOI":"10.1109\/82.466647","volume":"42","author":"A Dempster","year":"1995","unstructured":"Dempster, A., Macleod, M.: Use of minimum-adder multiplier blocks in fir digital filters. IEEE Trans. Circuits Syst. II Analog Digit. Signal Process. 42(9), 569\u2013577 (1995). https:\/\/doi.org\/10.1109\/82.466647","journal-title":"IEEE Trans. Circuits Syst. II Analog Digit. Signal Process."},{"key":"1470_CR15","doi-asserted-by":"publisher","unstructured":"Goebel, J., Agostini, L., Zatt, B., Porto, M.: Low-frequency non-separable transform hardware system design for the VVC encoder. In: 2022 35th SBC\/SBMicro\/IEEE\/ACM Symposium on Integrated Circuits and Systems Design (SBCCI), pp. 1\u20136 (2022). https:\/\/doi.org\/10.1109\/SBCCI55532.2022.9893228","DOI":"10.1109\/SBCCI55532.2022.9893228"},{"key":"1470_CR16","doi-asserted-by":"publisher","unstructured":"Koo, M., Salehifar, M., Lim, J., Kim, SH.: Low frequency non-separable transform (LFNST). In: 2019 Picture Coding Symposium (PCS), pp. 1\u20135 (2019). https:\/\/doi.org\/10.1109\/PCS48520.2019.8954507","DOI":"10.1109\/PCS48520.2019.8954507"},{"key":"1470_CR17","doi-asserted-by":"publisher","unstructured":"Mert, AC., Kalali, E., Hamzaoglu, I.: An FPGA implementation of future video coding 2D transform. In: 2017 IEEE 7th International Conference on Consumer Electronics-Berlin (ICCE-Berlin), pp. 31\u201336 (2017). https:\/\/doi.org\/10.1109\/ICCE-Berlin.2017.8210582","DOI":"10.1109\/ICCE-Berlin.2017.8210582"},{"issue":"5","key":"1470_CR18","doi-asserted-by":"publisher","first-page":"658","DOI":"10.1109\/TVLSI.2023.3245291","volume":"31","author":"Z Hao","year":"2023","unstructured":"Hao, Z., Sun, H., Xiang, G., Zhang, P., Zeng, X., Fan, Y.: A reconfigurable multiple transform selection architecture for VVC. IEEE Trans. Very Large Scale Integr. Syst. 31(5), 658\u2013669 (2023). https:\/\/doi.org\/10.1109\/TVLSI.2023.3245291","journal-title":"IEEE Trans. Very Large Scale Integr. Syst."},{"key":"1470_CR19","doi-asserted-by":"publisher","unstructured":"Goebel, J., Costa, V., Agostini, L., Zatt, B., Porto, M.: A high-throughput design for the H.266\/VVC low-frequency non-separable transform. In: 2022 IEEE International Symposium on Circuits and Systems (ISCAS), pp. 1798\u20131802 (2022). https:\/\/doi.org\/10.1109\/ISCAS48785.2022.9937597","DOI":"10.1109\/ISCAS48785.2022.9937597"}],"container-title":["Journal of Real-Time Image Processing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11554-024-01470-4.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s11554-024-01470-4\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11554-024-01470-4.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,6,6]],"date-time":"2024-06-06T04:41:01Z","timestamp":1717648861000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s11554-024-01470-4"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,5,11]]},"references-count":19,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2024,6]]}},"alternative-id":["1470"],"URL":"https:\/\/doi.org\/10.1007\/s11554-024-01470-4","relation":{"has-preprint":[{"id-type":"doi","id":"10.21203\/rs.3.rs-3728702\/v1","asserted-by":"object"}]},"ISSN":["1861-8200","1861-8219"],"issn-type":[{"value":"1861-8200","type":"print"},{"value":"1861-8219","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,5,11]]},"assertion":[{"value":"9 December 2023","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"29 April 2024","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"11 May 2024","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"The authors declare that there is no conflict of interest.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Conflict of interest"}}],"article-number":"90"}}