{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,11]],"date-time":"2025-09-11T20:21:04Z","timestamp":1757622064343,"version":"3.44.0"},"reference-count":26,"publisher":"Springer Science and Business Media LLC","issue":"4","license":[{"start":{"date-parts":[[2025,7,22]],"date-time":"2025-07-22T00:00:00Z","timestamp":1753142400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2025,7,22]],"date-time":"2025-07-22T00:00:00Z","timestamp":1753142400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"funder":[{"DOI":"10.13039\/501100004263","name":"Funda\u00e7\u00e3o de Amparo \u00e0 Pesquisa do Estado do Rio Grande do Sul","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100004263","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003593","name":"Conselho Nacional de Desenvolvimento Cient\u00edfico e Tecnol\u00f3gico","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100003593","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100002322","name":"Coordena\u00e7\u00e3o de Aperfei\u00e7oamento de Pessoal de N\u00edvel Superior","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100002322","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Real-Time Image Proc"],"published-print":{"date-parts":[[2025,8]]},"DOI":"10.1007\/s11554-025-01733-8","type":"journal-article","created":{"date-parts":[[2025,7,22]],"date-time":"2025-07-22T18:48:05Z","timestamp":1753210085000},"update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Hardware accelerator for VVC\/H.266 residual syntax elements: a unified and resource-efficient architecture"],"prefix":"10.1007","volume":"22","author":[{"given":"Gabriel Bitencourt","family":"Cardoso","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Heitor Mauro Chavez","family":"Huarachi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Daniel Felipe","family":"Tomm","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jiovana Sousa","family":"Gomes","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rodrigo Nogueira","family":"W\u00fcrdig","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marcelo Romero","family":"de Moraes","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sergio","family":"Bampi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"F\u00e1bio Lu\u00eds Livi","family":"Ramos","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2025,7,22]]},"reference":[{"key":"1733_CR1","unstructured":"Bossen, F., Boyce, J., Suehring, K., Li, X., Seregin, V.: VTM common test conditions and software reference configurations for SDR video. Tech. rep. (2020)"},{"key":"1733_CR2","unstructured":"Bross, B., Chen, J., Liu, S.: Versatile video coding (VVC) draft 6. Document JVET-M1001 (2019)"},{"key":"1733_CR3","doi-asserted-by":"publisher","unstructured":"Cardoso, G.B., Tomm, D.F., Gomes, J.S., Wuerdig, R.N., Bampi, S., Livi\u00a0Ramos, F.L.: Statistical analysis of vvc residual and entropy coding aiming efficient hardware design. In: 2024 IEEE 15th Latin America Symposium on Circuits and Systems (LASCAS), pp. 1\u20135 (2024). https:\/\/doi.org\/10.1109\/LASCAS60203.2024.10506158","DOI":"10.1109\/LASCAS60203.2024.10506158"},{"key":"1733_CR4","doi-asserted-by":"publisher","unstructured":"Correale, A.: Overview of the power minimization techniques employed in the IBM PowerPC 4xx embedded controllers. In: 1995 International Symposium on Low Power Design (ISLPED), pp. 75\u201380 (1995). https:\/\/doi.org\/10.1145\/224081.224095","DOI":"10.1145\/224081.224095"},{"key":"1733_CR5","doi-asserted-by":"publisher","unstructured":"de\u00a0Matos\u00a0Alonso, C., Ramos, F.L.L., Zatt, B., Porto, M., Bampi, S.: Low-power HEVC binarizer architecture for the CABAC block targeting UHD video processing. In: Proceedings of the 30th Symposium on Integrated Circuits and Systems Design Chip on the Sands - SBCCI \u201917, pp. 30\u201335. ACM Press, New York, New York, USA (2017). https:\/\/doi.org\/10.1145\/3109984.3109988. http:\/\/dl.acm.org\/citation.cfm?doid=3109984.3109988","DOI":"10.1145\/3109984.3109988"},{"key":"1733_CR6","unstructured":"Ericson: Ericsson mobility report: November 2023. Tech. rep. (2023). https:\/\/www.ericsson.com\/en\/reports-and-papers\/mobility-report\/reports\/november-2023"},{"key":"1733_CR7","doi-asserted-by":"publisher","unstructured":"Faria, V.M., Gomes, J.S., Bampi, S., Livi\u00a0Ramos, F.L.: High-performance binary arithmetic encoder with multiple bypass bin scheme for vvc cabac. In: 2025 IEEE 16th Latin America Symposium on Circuits and Systems (LASCAS), vol.\u00a01, pp. 1\u20135 (2025). https:\/\/doi.org\/10.1109\/LASCAS64004.2025.10966367","DOI":"10.1109\/LASCAS64004.2025.10966367"},{"key":"1733_CR8","unstructured":"Fraunhofer Gesellschaft: VVC Reference Software (2023). https:\/\/vcgit.hhi.fraunhofer.de\/jvet\/VVCSoftware_VTM\/-\/tags\/VTM-19.2"},{"issue":"1","key":"1733_CR9","doi-asserted-by":"publisher","first-page":"29621","DOI":"10.1007\/s11042-020-09453-w","volume":"79","author":"D Garc\u00eda-Lucas","year":"2020","unstructured":"Garc\u00eda-Lucas, D., Cebri\u00e1n-M\u00e1rquez, G., Cuenca, P.: Rate-distortion\/complexity analysis of hevc, vvc and av1 video codecs. Multimedia Tools and Applications 79(1), 29621\u201329638 (2020). https:\/\/doi.org\/10.1007\/s11042-020-09453-w","journal-title":"Multimedia Tools and Applications"},{"key":"1733_CR10","doi-asserted-by":"publisher","unstructured":"Gomes, J.S., Wuerdig, R.N., Ramos, F.L.L., Bampi, S.: AV1 Residual Syntax Elements Assessment and Efficient VLSI Architecture. In: 2023 36th SBC\/SBMicro\/IEEE\/ACM Symposium on Integrated Circuits and Systems Design (SBCCI), pp. 1\u20136 (2023). https:\/\/doi.org\/10.1109\/SBCCI60457.2023.10261954","DOI":"10.1109\/SBCCI60457.2023.10261954"},{"key":"1733_CR11","unstructured":"ITU-T, ISO\/IEC: Advanced video coding for generic audiovisual services, ITU-T Recommendation H.264 and ISO\/IEC 14496-10 (MPEG-4 AVC). Tech. rep. (2003). https:\/\/www.itu.int\/rec\/T-REC-H.264-201906-I\/en"},{"key":"1733_CR12","unstructured":"ITU-T, ISO\/IEC: High Efficiency Video Coding, ITU-T Recommendation H.265 and ISO\/IEC 23008-2. Tech. rep. (2013). https:\/\/www.itu.int\/rec\/T-REC-H.265-201304-S\/en"},{"issue":"3","key":"1733_CR13","doi-asserted-by":"publisher","first-page":"2832","DOI":"10.1109\/TCSVT.2024.3487224","volume":"35","author":"C Liu","year":"2025","unstructured":"Liu, C., Huang, L., Zhang, C., Li, W., Hao, Z., Fan, Y.: Hardware implementation of a high-accuracy and high-throughput rate estimation unit for vvc residual coding. IEEE Trans. Circuits Syst. Video Technol. 35(3), 2832\u20132843 (2025). https:\/\/doi.org\/10.1109\/TCSVT.2024.3487224","journal-title":"IEEE Trans. Circuits Syst. Video Technol."},{"key":"1733_CR14","doi-asserted-by":"crossref","unstructured":"Marpe, D., Schwarz. H, Wiegand, T.: Context-based adaptive binary arithmetic coding in the H. 264\/AVC video compression standard. IEEE Transactions on Circuits and Systems for Video Technology (TCSVT) 13(7), 620\u2013636 (2003)","DOI":"10.1109\/TCSVT.2003.815173"},{"key":"1733_CR15","doi-asserted-by":"publisher","unstructured":"Menasri, W., Morsli, A., Gacemi, A., Yahia, A., Lakhder, C., Khalil, S.: Software and hardware implementation of regular mode cabac decoder in vvc standard. In: 2024 8th International Conference on Image and Signal Processing and their Applications (ISPA), pp. 1\u20136 (2024). https:\/\/doi.org\/10.1109\/ISPA59904.2024.10536834","DOI":"10.1109\/ISPA59904.2024.10536834"},{"key":"1733_CR16","doi-asserted-by":"publisher","first-page":"5401","DOI":"10.1007\/s11760-024-03242-w","volume":"18","author":"W Menasri","year":"2024","unstructured":"Menasri, W., Morsli, A., Skoudarli, A.S., Gacemi, A.: Design and fpga implementation of mixed vvc\/hevc cabac decoding. SIViP 18, 5401\u20135412 (2024). https:\/\/doi.org\/10.1007\/s11760-024-03242-w","journal-title":"SIViP"},{"key":"1733_CR17","doi-asserted-by":"publisher","unstructured":"Nagaraju, M., Gupta, S.K., Bhadauria, V.: High-throughput, area-efficient hardware architecture of cabac-binarization for uhd applications. Microelectron. J. 123, 105425 (2022). https:\/\/doi.org\/10.1016\/j.mejo.2022.105425.https:\/\/www.sciencedirect.com\/science\/article\/pii\/S0026269222000611","DOI":"10.1016\/j.mejo.2022.105425"},{"key":"1733_CR18","doi-asserted-by":"publisher","unstructured":"Pereira\u00a0Bitencourt, T., Livi\u00a0Ramos, F.L., Bampi, S.: Power-Throughput Trade-off Analysis for a Novel Multi-Boolean AV1 Arithmetic Encoder Design. In: 2022 Picture Coding Symposium (PCS), pp. 25\u201329 (2022). https:\/\/doi.org\/10.1109\/PCS56426.2022.10018059","DOI":"10.1109\/PCS56426.2022.10018059"},{"issue":"2","key":"1733_CR19","doi-asserted-by":"publisher","first-page":"475","DOI":"10.1109\/TCSI.2019.2932891","volume":"67","author":"F Ramos","year":"2020","unstructured":"Ramos, F., Saggiorato, A., Zatt, B., Porto, M., Bampi, S.: Residual Syntax Elements Analysis and Design Targeting High-Throughput HEVC CABAC. IEEE Trans. Circuits Syst. I Regul. Pap. 67(2), 475\u2013488 (2020). https:\/\/doi.org\/10.1109\/TCSI.2019.2932891","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"key":"1733_CR20","doi-asserted-by":"publisher","unstructured":"Ramos, F.L.L., Zatt, B., Porto, M., Bampi, S.: High-throughput binary arithmetic encoder using multiple-bypass bins processing for hevc cabac. In: 2018 IEEE International Symposium on Circuits and Systems (ISCAS), pp. 1\u20135 (2018). https:\/\/doi.org\/10.1109\/ISCAS.2018.8350885","DOI":"10.1109\/ISCAS.2018.8350885"},{"issue":"3","key":"1733_CR21","doi-asserted-by":"publisher","first-page":"1163","DOI":"10.1109\/TCSVT.2020.2991333","volume":"31","author":"F Ramos","year":"2021","unstructured":"Ramos, F., Zatt, B., Porto, M., Bampi, S.: Energy-throughput configurable design for video processing binary arithmetic encoder. IEEE Trans. Circuits Syst. Video Technol. 31(3), 1163\u20131177 (2021). https:\/\/doi.org\/10.1109\/TCSVT.2020.2991333","journal-title":"IEEE Trans. Circuits Syst. Video Technol."},{"key":"1733_CR22","unstructured":"de\u00a0Rivaz, P., Haughton, J.: AV1 bitstream & decoding process specification. The Alliance for Open Media p. 182 (2019). https:\/\/aomediacodec.github.io\/av1-spec\/av1-spec.pdf"},{"issue":"10","key":"1733_CR23","doi-asserted-by":"publisher","first-page":"3891","DOI":"10.1109\/TCSVT.2021.3072202","volume":"31","author":"H Schwarz","year":"2021","unstructured":"Schwarz, H., Coban, M., Karczewicz, M., Chuang, T.D., Bossen, F., Alshin, A., Lainema, J., Helmrich, C.R., Wiegand, T.: Quantization and Entropy Coding in the Versatile Video Coding (VVC) Standard. IEEE Trans. Circ. Syst. Video Technol. 31(10), 3891\u20133906 (2021). https:\/\/doi.org\/10.1109\/TCSVT.2021.3072202","journal-title":"IEEE Trans. Circ. Syst. Video Technol."},{"key":"1733_CR24","doi-asserted-by":"publisher","unstructured":"Tran, D.L., Tran, X.T., Bui, D.H., Pham, C.K.: An efficient hardware implementation of residual data binarization in hevc cabac encoder. Electronics 9(4) (2020). https:\/\/doi.org\/10.3390\/electronics9040684. https:\/\/www.mdpi.com\/2079-9292\/9\/4\/684","DOI":"10.3390\/electronics9040684"},{"key":"1733_CR25","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-06895-4","volume-title":"High Efficiency Video Coding (HEVC): Algorithms and Architecture","author":"V Sze","year":"2014","unstructured":"Sze, V., Sullivan, G.J.: High Efficiency Video Coding (HEVC): Algorithms and Architecture. Springer, Cham (2014)"},{"issue":"3","key":"1733_CR26","doi-asserted-by":"publisher","first-page":"415","DOI":"10.1109\/81.841927","volume":"47","author":"Q Wu","year":"2000","unstructured":"Wu, Q., Pedram, M., Wu, X.: Clock-gating and its application to low power design of sequential circuits. IEEE Trans. Circ. Syst. I: Fund. Theory Appl. 47(3), 415\u2013420 (2000). https:\/\/doi.org\/10.1109\/81.841927","journal-title":"IEEE Trans. Circ. Syst. I: Fund. Theory Appl."}],"container-title":["Journal of Real-Time Image Processing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11554-025-01733-8.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s11554-025-01733-8\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11554-025-01733-8.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,9,8]],"date-time":"2025-09-08T16:59:59Z","timestamp":1757350799000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s11554-025-01733-8"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,7,22]]},"references-count":26,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2025,8]]}},"alternative-id":["1733"],"URL":"https:\/\/doi.org\/10.1007\/s11554-025-01733-8","relation":{},"ISSN":["1861-8200","1861-8219"],"issn-type":[{"type":"print","value":"1861-8200"},{"type":"electronic","value":"1861-8219"}],"subject":[],"published":{"date-parts":[[2025,7,22]]},"assertion":[{"value":"30 May 2025","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"13 July 2025","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"22 July 2025","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"The authors declare no conflict of interest.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Conflict of interest"}}],"article-number":"151"}}