{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,3]],"date-time":"2026-04-03T15:43:19Z","timestamp":1775230999901,"version":"3.50.1"},"reference-count":20,"publisher":"Springer Science and Business Media LLC","issue":"6","license":[{"start":{"date-parts":[[2013,9,20]],"date-time":"2013-09-20T00:00:00Z","timestamp":1379635200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Front. Comput. Sci."],"published-print":{"date-parts":[[2013,12]]},"DOI":"10.1007\/s11704-013-2260-x","type":"journal-article","created":{"date-parts":[[2013,9,20]],"date-time":"2013-09-20T08:05:07Z","timestamp":1379664307000},"page":"914-923","source":"Crossref","is-referenced-by-count":2,"title":["A novel architecture for ahead branch prediction"],"prefix":"10.1007","volume":"7","author":[{"given":"Wenbing","family":"Jin","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Feng","family":"Shi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Qiugui","family":"Song","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yang","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2013,9,20]]},"reference":[{"key":"2260_CR1","volume-title":"The L-TAGE branch predictor. Journal of Instruction-Level Parallelism","author":"A Seznec","year":"2007","unstructured":"Seznec A. The L-TAGE branch predictor. Journal of Instruction-Level Parallelism, 2007, http:\/\/www.jilp.org\/vol9\/v9paper6.pdf"},{"key":"2260_CR2","volume-title":"An idealistic Neuro-PPM branch predictor. Journal of Instruction-Level Parallelism","author":"R Srinivasam","year":"2007","unstructured":"Srinivasam R, Frachtenberg E, Lubeck O. An idealistic Neuro-PPM branch predictor. Journal of Instruction-Level Parallelism, 2007, http:\/\/www.jilp.org\/vol9\/v9paper8.pdf"},{"key":"2260_CR3","doi-asserted-by":"crossref","first-page":"67","DOI":"10.1145\/360128.360137","volume-title":"Proceedings of the 33rd Annual ACM\/IEEE International Symposium on Microarchitecture (MICRO\u201900)","author":"D A Jimenez","year":"2000","unstructured":"Jimenez D A, Keckler S W, Lin C. The impact of delay on the design of branch predictors. In: Proceedings of the 33rd Annual ACM\/IEEE International Symposium on Microarchitecture (MICRO\u201900). 2000, 67\u201376"},{"key":"2260_CR4","doi-asserted-by":"crossref","first-page":"313","DOI":"10.1145\/1508244.1508281","volume-title":"Proceedings of the 14th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS\u201909)","author":"I Burcea","year":"2009","unstructured":"Burcea I, Moshovos A. Phantom-BTB: a virtualized branch target buffer design. In: Proceedings of the 14th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS\u201909). 2009, 313\u2013324"},{"key":"2260_CR5","first-page":"43","volume-title":"Proceedings of the 9th International Symposium on High-Performance Computer Architecture (HPCA\u201903)","author":"D A Jimenez","year":"2003","unstructured":"Jimenez D A. Reconsidering complex branch predictors. In: Proceedings of the 9th International Symposium on High-Performance Computer Architecture (HPCA\u201903). 2003, 43\u201352"},{"key":"2260_CR6","first-page":"248","volume-title":"Proceedings of the 27th Annual International Symposium on Computer Architecture (ISCA\u201900)","author":"V Agarwal","year":"2000","unstructured":"Agarwal V, Hrishikesh M, Keckler S W. Clock rate versus IPC: the end of the road for conventional microarchitecture. In: Proceedings of the 27th Annual International Symposium on Computer Architecture (ISCA\u201900). 2000, 248\u2013259"},{"key":"2260_CR7","doi-asserted-by":"crossref","first-page":"157","DOI":"10.1145\/1346281.1346301","volume-title":"Proceedings of the 13th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS\u2019 09)","author":"I Burcea","year":"2008","unstructured":"Burcea I, Somogyi S, Moshovos A. Predictor virtualization. In: Proceedings of the 13th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS\u2019 09). 2008, 157\u2013167"},{"key":"2260_CR8","unstructured":"Seznec A, Michaud P. A case for (partially)-tagged geometric history length predictors. Journal of Instruction-Level Parallelism, http:\/\/www.jilp.org\/vol8\/v8paper1.pdf"},{"key":"2260_CR9","doi-asserted-by":"crossref","first-page":"241","DOI":"10.1145\/859644.859646","volume-title":"Proceedings of the 30th Annual International Symposium on Computer Architecture (ISCA\u201903)","author":"A Seznec","year":"2003","unstructured":"Seznec A, Fraboulet A. Effective ahead pipelining of instruction block address generation. In: Proceedings of the 30th Annual International Symposium on Computer Architecture (ISCA\u201903). 2003, 241\u2013252"},{"key":"2260_CR10","doi-asserted-by":"crossref","first-page":"295","DOI":"10.1109\/ISCA.2002.1003587","volume-title":"Proceedings of the 29th Annual International Symposium on Computer Architecture (ISCA\u201902)","author":"A Seznec","year":"2002","unstructured":"Seznec A, Felix S, Krishnan V. Design tradeoffs for the alpha EV8 conditional branch predictor. In: Proceedings of the 29th Annual International Symposium on Computer Architecture (ISCA\u201902). 2002, 295\u2013306"},{"key":"2260_CR11","first-page":"30","volume-title":"Proceedings of Innovative Architecture for Future Generation High-performance Processors and Systems","author":"O J Santana","year":"2003","unstructured":"Santana O J, Ramirez A, Valero M. Latency tolerant branch predictors. In: Proceedings of Innovative Architecture for Future Generation High-performance Processors and Systems. 2003, 30\u201339"},{"key":"2260_CR12","doi-asserted-by":"crossref","first-page":"80","DOI":"10.1145\/1346281.1346293","volume-title":"Proceedings of the 13th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS\u2019 08)","author":"J A Joao","year":"2008","unstructured":"Joao J A, Mutlu O, Kim H. Improving the performance of objectoriented languages with dynamic predication of indirect jumps. In: Proceedings of the 13th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS\u2019 08). 2008, 80\u201390"},{"issue":"2","key":"2260_CR13","doi-asserted-by":"crossref","first-page":"109","DOI":"10.1145\/1071604.1071605","volume":"2","author":"T Li","year":"2005","unstructured":"Li T, Bhargava R, John L K. Adapting branch-target buffer to improve the target predictability of java code. ACM Transactions on Architecture and Code Optimization, 2005, 2(2): 109\u2013130","journal-title":"ACM Transactions on Architecture and Code Optimization"},{"issue":"2","key":"2260_CR14","doi-asserted-by":"crossref","first-page":"25","DOI":"10.1109\/L-CA.2007.7","volume":"6","author":"J A Joao","year":"2007","unstructured":"Joao J A, Mutlu O, Kim H. Dynamic prediction of indirect jumps. IEEE Computer Architecture Letters, 2007, 6(2): 25\u201328","journal-title":"IEEE Computer Architecture Letters"},{"issue":"2","key":"2260_CR15","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/2024716.2024718","volume":"39","author":"N Binkert","year":"2011","unstructured":"Binkert N, Beckmann B, Black G. The gem5 simulator. ACM SIGARCH Computer Architecture News, 2011, 39(2): 1\u20137","journal-title":"ACM SIGARCH Computer Architecture News"},{"issue":"4","key":"2260_CR16","doi-asserted-by":"crossref","first-page":"52","DOI":"10.1109\/MM.2006.82","volume":"26","author":"B L Nathan","year":"2006","unstructured":"Nathan B L, Ronald D G, Lisa H R. The M5 simulator: modeling networked Systems. IEEE Micro Magazine, 2006, 26(4): 52\u201360","journal-title":"IEEE Micro Magazine"},{"issue":"4","key":"2260_CR17","doi-asserted-by":"crossref","first-page":"92","DOI":"10.1145\/1105734.1105747","volume":"33","author":"M K Milo","year":"2005","unstructured":"Milo M K, Daniel S J, Bradford B M. Multifacet\u2019s general execution-driven multiprocessor simulator (GEMS) toolset. ACM SIGARCH Computer Architecture News, 2005, 33(4): 92\u201399","journal-title":"ACM SIGARCH Computer Architecture News"},{"issue":"2","key":"2260_CR18","doi-asserted-by":"crossref","first-page":"59","DOI":"10.1109\/2.982917","volume":"35","author":"T Austin","year":"2002","unstructured":"Austin T, Larson E, Ernst D. Simple Scalar: an infrastructure for computer system modeling. IEEE Micro Magazine, 2002, 35(2): 59\u201367","journal-title":"IEEE Micro Magazine"},{"key":"2260_CR19","first-page":"3","volume-title":"Proceedings of the 2001 IEEE International Workshop on Workload Characterization","author":"M R Guthaus","year":"2001","unstructured":"Guthaus M R, Ringenberg J S, Ernst D. MiBench: a free, commercially representative embedded benchmark suite. In: Proceedings of the 2001 IEEE International Workshop on Workload Characterization. 2001, 3\u201314"},{"key":"2260_CR20","doi-asserted-by":"crossref","first-page":"424","DOI":"10.1145\/1250662.1250715","volume-title":"Proceedings of the 34th Annual International Symposium on Computer Architecture (ISCA\u201907)","author":"H Kim","year":"2007","unstructured":"Kim H, Joao J A, Mutlu O. VPC prediction: reducing the cost of indirect branches via hardware-based dynamic devirtualization. In: Proceedings of the 34th Annual International Symposium on Computer Architecture (ISCA\u201907). 2007, 424\u2013435"}],"container-title":["Frontiers of Computer Science"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11704-013-2260-x.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11704-013-2260-x\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11704-013-2260-x","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,3,6]],"date-time":"2022-03-06T14:35:57Z","timestamp":1646577357000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11704-013-2260-x"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,9,20]]},"references-count":20,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2013,12]]}},"alternative-id":["2260"],"URL":"https:\/\/doi.org\/10.1007\/s11704-013-2260-x","relation":{},"ISSN":["2095-2228","2095-2236"],"issn-type":[{"value":"2095-2228","type":"print"},{"value":"2095-2236","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,9,20]]}}}