{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,8,26]],"date-time":"2023-08-26T17:52:46Z","timestamp":1693072366689},"reference-count":49,"publisher":"Springer Science and Business Media LLC","issue":"5","license":[{"start":{"date-parts":[[2013,10,1]],"date-time":"2013-10-01T00:00:00Z","timestamp":1380585600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Front. Comput. Sci."],"published-print":{"date-parts":[[2013,10]]},"DOI":"10.1007\/s11704-013-2307-z","type":"journal-article","created":{"date-parts":[[2013,10,1]],"date-time":"2013-10-01T08:37:54Z","timestamp":1380616674000},"page":"627-649","source":"Crossref","is-referenced-by-count":9,"title":["Exploring system architectures in AADL via Polychrony and SynDEx"],"prefix":"10.1007","volume":"7","author":[{"given":"Huafeng","family":"Yu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yue","family":"Ma","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Thierry","family":"Gautier","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lo\u00efc","family":"Besnard","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jean-Pierre","family":"Talpin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Paul","family":"Le Guernic","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yves","family":"Sorel","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2013,10,2]]},"reference":[{"key":"2307_CR1","volume-title":"Aerospace Standard AS5506A: architecture analysis and design language (AADL)","author":"SAE Society of Automotive Engineers Aerospace.","year":"2009","unstructured":"SAE (Society of Automotive Engineers) Aerospace. Aerospace Standard AS5506A: architecture analysis and design language (AADL). SAE AS5506A, 2009"},{"key":"2307_CR2","volume-title":"Addison Wesley Professional","author":"P Feiler","year":"2012","unstructured":"Feiler P, Gluch D. Model-based engineering with AADL. Addison Wesley Professional, September 2012"},{"key":"2307_CR3","first-page":"1","volume-title":"Ada Letters","author":"F Singhoff","year":"2005","unstructured":"Singhoff F, Legrand J, Nana L, Marc\u00e9 L. Scheduling and memory requirements analysis with AADL. Ada Letters. 2005, 1\u201310"},{"issue":"5","key":"2307_CR4","doi-asserted-by":"crossref","first-page":"754","DOI":"10.1093\/comjnl\/bxq024","volume":"54","author":"M Bozzano","year":"2011","unstructured":"Bozzano M, Cimatti A, Katoen J P, Nguyen V, Noll T, Roveri M. Safety, dependability, and performance analysis of extended AADL models. The Computer Journal, 2011, 54(5): 754\u2013775","journal-title":"The Computer Journal"},{"key":"2307_CR5","volume-title":"Technical Report, CMU","author":"P Feiler","year":"2007","unstructured":"Feiler P, Hansson J. Flow latency analysis with the architecture analysis and design language (AADL). Technical Report, CMU, 2007"},{"key":"2307_CR6","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-642-01648-6_2","volume-title":"Translating AADL into BIP-Application to the Verification of Real-Time Systems","author":"M Chkouri","year":"2009","unstructured":"Chkouri M, Robert A, Bozga M, Sifakis J. Models in software engineering. Translating AADL into BIP-Application to the Verification of Real-Time Systems. Springer-Verlag, 2009"},{"issue":"4","key":"2307_CR7","doi-asserted-by":"crossref","first-page":"42:1","DOI":"10.1145\/1376804.1376810","volume":"7","author":"J Hugues","year":"2008","unstructured":"Hugues J, Zalila B, Pautet L, Kordon F. From the Prototype to the final embedded system using the ocarina AADL tool suite. ACM Transactions in Embedded Computing Systems (TECS), 2008, 7(4): 42:1\u201342:25","journal-title":"ACM Transactions in Embedded Computing Systems (TECS)"},{"key":"2307_CR8","doi-asserted-by":"crossref","first-page":"1166","DOI":"10.1109\/DATE.2009.5090839","volume-title":"Proceedings of the 2009. Conference on Design, Automation and Test in Europe","author":"Z Yang","year":"2009","unstructured":"Yang Z, Hu K, Ma D, Pi L. Towards a formal semantics for AADL behavior annex. In: Proceedings of the 2009. Conference on Design, Automation and Test in Europe. 2009, 1166\u20131171"},{"key":"2307_CR9","doi-asserted-by":"crossref","first-page":"1173","DOI":"10.7873\/DATE.2013.244","volume-title":"Proceedings of the 2013 Conference on Design, Automation and Test in Europe","author":"Y Ma","year":"2013","unstructured":"Ma Y, Yu H, Gautier T, Le Guernic P, Talpin J P, Besnard L, Heitz M. Toward polychronous analysis and validation for timed software architectures in aadl. In: Proceedings of the 2013 Conference on Design, Automation and Test in Europe. 2013, 1173\u20131178"},{"issue":"1","key":"2307_CR10","doi-asserted-by":"crossref","first-page":"64","DOI":"10.1109\/JPROC.2002.805826","volume":"9","author":"A Benveniste","year":"2003","unstructured":"Benveniste A, Caspi P, Edwards S, Halbwachs N, Le Guernic P, de Simone R. The synchronous languages twelve years later. Proceedings of the IEEE, 2003, 9(1): 64\u201383","journal-title":"Proceedings of the IEEE"},{"key":"2307_CR11","doi-asserted-by":"crossref","first-page":"261","DOI":"10.1142\/S0218126603000763","volume":"12","author":"P Guernic Le","year":"2002","unstructured":"Le Guernic P, Talpin J P, Le Lann J C. Polychrony for system design. Journal for Circuits, Systems and Computers, 2002, 12: 261\u2013304","journal-title":"Journal for Circuits, Systems and Computers"},{"issue":"2","key":"2307_CR12","first-page":"243","volume":"62","author":"J P Talpin","year":"2004","unstructured":"Talpin J P, Le Guernic P, Shukla S, Doucet F, Gupta R. Formal refinement checking in a system-level design methodology. Fundamenta Informaticae, 2004, 62(2): 243\u2013273","journal-title":"Fundamenta Informaticae"},{"key":"2307_CR13","first-page":"44","volume-title":"Proceedings of the 1st International Conference on Massively Parallel Computing Systems","author":"Y Sorel","year":"1994","unstructured":"Sorel Y. Massively parallel computing systems with real time constraints: the \u201calgorithm architecture adequation\u201d methodology. In: Proceedings of the 1st International Conference on Massively Parallel Computing Systems. 1994, 44\u201353"},{"key":"2307_CR14","unstructured":"The polychrony toolset. http:\/\/www.irisa.fr\/espresso\/Polychrony\/"},{"key":"2307_CR15","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4419-0941-1","volume-title":"Designing embedded systems with the SIGNAL programming language","author":"A Gamati\u00e9","year":"2010","unstructured":"Gamati\u00e9 A. Designing embedded systems with the SIGNAL programming language. Springer, 2010"},{"key":"2307_CR16","first-page":"68","volume":"59","author":"Y Sorel","year":"2004","unstructured":"Sorel Y. SynDEx: system-level CAD software for optimizing distributed real-time embedded systems. ERCIM News, 2004, 59: 68\u201369","journal-title":"ERCIM News"},{"key":"2307_CR17","doi-asserted-by":"crossref","first-page":"140","DOI":"10.1007\/978-3-642-00593-0_10","volume-title":"Fundamental Approaches to Software Engineering, Springer","author":"E Jahier","year":"2009","unstructured":"Jahier E, Halbwachs N, Raymond P. Synchronous modeling and validation of priority inheritance schedulers. In: Fundamental Approaches to Software Engineering, Springer, 2009, 140\u2013154"},{"key":"2307_CR18","volume-title":"Proceedings of the 2005 International Workshop on Synchronous Languages, Applications and Programs, ENTCS","author":"A Girault","year":"2005","unstructured":"Girault A. A survey of automatic distribution method for synchronous programs. In: Maraninchi F, Pouzet M, Roy V, eds, Proceedings of the 2005 International Workshop on Synchronous Languages, Applications and Programs, ENTCS. April 2005"},{"key":"2307_CR19","unstructured":"Cost-efficient methods and processes for safety relevant embedded systems (CESAR project). http:\/\/www.cesarproject.eu\/"},{"key":"2307_CR20","first-page":"1","volume-title":"Synthesis of Embedded Software: Frameworks and Methodologies for Correctness by Construction, Springer","author":"L Besnard","year":"2010","unstructured":"Besnard L, Gautier T, Le Guernic P, Talpin J P. Compilation of polychronous data flow equations. In: Shukla S, Talpin J P, eds, Synthesis of Embedded Software: Frameworks and Methodologies for Correctness by Construction, Springer, 2010, 1\u201340"},{"key":"2307_CR21","unstructured":"An industry working group focusing on open source tools for the development of embedded Systems. http:\/\/polarsys.org\/"},{"key":"2307_CR22","unstructured":"Eclipse modeling framework project (EMF). http:\/\/www.eclipse.org\/modeling\/emf\/"},{"key":"2307_CR23","unstructured":"OSATE V2 project. http:\/\/gforge.enseeiht.fr\/projects\/osate2\/"},{"key":"2307_CR24","first-page":"1","volume":"3","author":"S Abramsky","year":"1994","unstructured":"Abramsky S, Jung A. Domain theory. In: Abramsky S, Gabbay D, Maibaum T, eds, Handbook of Logic in Computer Science, volume 3, 1\u2013168. Oxford University Press, 1994","journal-title":"Handbook of Logic in Computer Science"},{"key":"2307_CR25","first-page":"471","volume-title":"Information Procesing","author":"G Kahn","year":"1974","unstructured":"Kahn G. The semantics of a simple language for parallel programming. Information Procesing, 1974, 471\u2013475"},{"key":"2307_CR26","doi-asserted-by":"crossref","first-page":"452","DOI":"10.1137\/0205035","volume":"5","author":"G Plotkin","year":"1976","unstructured":"Plotkin G. A powerdomain construction. SIAM Journal on Computing, 1976, 5: 452\u2013487","journal-title":"SIAM Journal on Computing"},{"key":"2307_CR27","first-page":"68","volume":"59","author":"Y Sorel","year":"2004","unstructured":"Sorel Y. Syndex: system-level cad software for optimizing distributed real-time embedded systems. Journal ERCIM News, 2004, 59: 68\u201369","journal-title":"Journal ERCIM News"},{"key":"2307_CR28","unstructured":"The syndex software. http:\/\/www.syndex.org"},{"key":"2307_CR29","first-page":"123","volume-title":"Proceedings of the 1st ACM\/IEEE International Conference on Formal Methods and Models for Codesign (MEMOCODE\u201903)","author":"T Grandpierre","year":"2003","unstructured":"Grandpierre T, Sorel Y. From algorithm and architecture specification to automatic generation of distributed real-time executives: a seamless flow of graphs transformations. In: Proceedings of the 1st ACM\/IEEE International Conference on Formal Methods and Models for Codesign (MEMOCODE\u201903). 2003, 123\u2013132"},{"key":"2307_CR30","doi-asserted-by":"crossref","first-page":"362","DOI":"10.1007\/3-540-06859-7_145","volume":"19","author":"J Dennis","year":"1974","unstructured":"Dennis J. First version of a dataflow procedure language. In: Lecture notes in computer science, volume 19, 362\u2013376. Springer-Verlag, 1974","journal-title":"Lecture notes in computer science"},{"key":"2307_CR31","volume-title":"Logics and Models of Concurrent Systems","author":"D Harel","year":"1985","unstructured":"Harel D, Pnueli A. On the development of reactive systems. In: Apt K, ed, Logics and Models of Concurrent Systems. Springer Verlag, New York, 1985"},{"key":"2307_CR32","volume-title":"Mod\u00e8isation d\u2019architectures parall\u00e8es h\u00e9t\u00e9rog\u00e8nes pour la g\u00e9n\u00e9ration automatique d\u2019ex\u00e9utifs distribu\u00e9s temps r\u00e9el optimis\u00e9s","author":"T Grandpierre","year":"2000","unstructured":"Grandpierre T. Mod\u00e8isation d\u2019architectures parall\u00e8es h\u00e9t\u00e9rog\u00e8nes pour la g\u00e9n\u00e9ration automatique d\u2019ex\u00e9utifs distribu\u00e9s temps r\u00e9el optimis\u00e9s. PhD thesis, Universit\u00e9de Paris Sud, Sp\u00e9ialit\u00e9 \u00e9ectronique, 2000"},{"issue":"2","key":"2307_CR33","doi-asserted-by":"crossref","first-page":"46","DOI":"10.1145\/321738.321743","volume":"14","author":"C Liu","year":"1973","unstructured":"Liu C, Layland J. Scheduling algorithms for multiprogramming in a hard real-time environment. Journal of ACM, 1973, 14(2): 46\u201361","journal-title":"Journal of ACM"},{"key":"2307_CR34","doi-asserted-by":"crossref","first-page":"74","DOI":"10.1145\/301177.301489","volume-title":"Proceedings of the 7th International Workshop on Hardware\/Software Co design, CODES\u201999","author":"T Grandpierre","year":"1999","unstructured":"Grandpierre T, Lavarenne C, Sorel Y. Optimized rapid prototyping for real-time embedded heterogeneous multiprocessors. In: Proceedings of the 7th International Workshop on Hardware\/Software Co design, CODES\u201999. 1999, 74\u201378"},{"key":"2307_CR35","unstructured":"Kermia O, Sorel Y. A rapid heuristic for scheduling non-preemptive dependent periodic tasks onto multiprocessor. In: Proceedings of ISCA 20th International Conference on Parallel and Distributed Computing Systems, PDCS\u201907. September 2007, 1\u20136"},{"key":"2307_CR36","unstructured":"Ndoye F, Sorel Y. Safety critical multiprocessor real-time scheduling with exact preemption cost. In: Proceedings of the 8th International Conference on Systems, ICONS\u201913. January, 2013, 127\u2013136"},{"key":"2307_CR37","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1109\/ESLsyn.2011.5952285","volume-title":"Proceedings of the 2011 Electronic System Level Synthesis Conference","author":"Y Ma","year":"2011","unstructured":"Ma Y, Yu H, Gautier T, Talpin J P, Besnard L, Le Guernic P. System synthesis from AADL using polychrony. In: Proceedings of the 2011 Electronic System Level Synthesis Conference. 2011, 1\u20136"},{"key":"2307_CR38","first-page":"1364","volume-title":"Proceedings of the 1999 World Congress on Formal Methods","author":"I Smarandache","year":"1999","unstructured":"Smarandache I, Gautier T, Le Guernic P. Validation of mixed Signal\u2014Alpha real-time systems through affine calculus on clock synchronisation constraints. In: Proceedings of the 1999 World Congress on Formal Methods. 1999, 1364\u20131383"},{"key":"2307_CR39","first-page":"1","volume-title":"Design Automation for Embedded Systems","author":"J Brandt","year":"2012","unstructured":"Brandt J, Gem\u00fcnde M, Schneider K, Shukla S, Talpin J P. Representation of synchronous, asynchronous, and polychronous components by clocked guarded actions. Design Automation for Embedded Systems, 2012, 1\u201335"},{"key":"2307_CR40","doi-asserted-by":"crossref","first-page":"21","DOI":"10.1109\/MEMCOD.2011.5970507","volume-title":"Proceedings of the 9th IEEE\/ACM International Conference on Formal Methods and Models for Codesign (MEMOCODE\u2019 11)","author":"H Yu","year":"2011","unstructured":"Yu H, Talpin J P, Besnard L, Gautier T, Marchand H, Le Guernic P. Polychronous controller synthesis from MARTE CCSL timing specifications. In: Proceedings of the 9th IEEE\/ACM International Conference on Formal Methods and Models for Codesign (MEMOCODE\u2019 11). 2011, 21\u201330"},{"key":"2307_CR41","volume-title":"Signal to SynDEx: translations between synchronous formalisms","author":"Q Pan","year":"2003","unstructured":"Pan Q, Gautier T, Besnard L, Sorel Y. Signal to SynDEx: translations between synchronous formalisms. 2003"},{"issue":"2","key":"2307_CR42","doi-asserted-by":"crossref","first-page":"99","DOI":"10.1109\/TC.2006.16","volume":"55","author":"A Pimentel","year":"2006","unstructured":"Pimentel A, Erbas C, Polstra S. A systematic approach to exploring embedded system architectures at multiple abstraction levels. IEEE Transactions on Computers, 2006, 55(2): 99\u2013112","journal-title":"IEEE Transactions on Computers"},{"issue":"2","key":"2307_CR43","doi-asserted-by":"crossref","first-page":"131","DOI":"10.1016\/j.vlsi.2004.06.001","volume":"38","author":"M Gries","year":"2004","unstructured":"Gries M. Methods for evaluating and covering the design space during early design development. Integration, the VLSI Journal, 2004, 38(2): 131\u2013183","journal-title":"Integration, the VLSI Journal"},{"key":"2307_CR44","unstructured":"Osek. http:\/\/www.osek-vdx.org\/"},{"key":"2307_CR45","volume-title":"Compositional modeling of globally asynchronous locally synchronous (GALS) architectures in a polychronous model of compotation","author":"Y Ma","year":"2010","unstructured":"Ma Y. Compositional modeling of globally asynchronous locally synchronous (GALS) architectures in a polychronous model of compotation. PhD thesis, University of Rennes 1, 2010"},{"key":"2307_CR46","doi-asserted-by":"crossref","first-page":"354","DOI":"10.1145\/1982185.1982263","volume-title":"Proceedings of the 2011 ACM Symposium on Applied Computing (SAC\u201911)","author":"H Yu","year":"2011","unstructured":"Yu H, Ma Y, Glouche Y, Talpin J P, Besnard L, Gautier T, Guernic L P, Toom A, Laurent O. System-level co-simulation of integrated avionics using polychrony. In: Proceedings of the 2011 ACM Symposium on Applied Computing (SAC\u201911). 2011, 354\u2013359"},{"key":"2307_CR47","first-page":"179","volume-title":"Proceedings of the 20th International Conference on Parallel and Distributed Processing","author":"O Sokolsky","year":"2006","unstructured":"Sokolsky O, Lee I, Clarke D. Schedulability analysis of AADL models. In: Proceedings of the 20th International Conference on Parallel and Distributed Processing. 2006, 179"},{"key":"2307_CR48","doi-asserted-by":"crossref","first-page":"429","DOI":"10.1109\/ICESS.2008.63","volume-title":"Proceedings of the 2008 International Conference on Embedded Software and Systems (ICESS)","author":"S Gui","year":"2008","unstructured":"Gui S, Luo L, Li Y, Wang L. Formal schedulability analysis and simulation for AADL. In: Proceedings of the 2008 International Conference on Embedded Software and Systems (ICESS). 2008, 429\u2013435"},{"key":"2307_CR49","volume-title":"Proceedings of the 2008 International Conference of Embedded Real Time Software","author":"B Berthomieu","year":"2008","unstructured":"Berthomieu B, Bodeveix J P, Farail P, Filali M, Garavel H, Gaufillet P, Lang F, Vernadat F. Fiacre: an intermediate language for model verification in the topcased environment. In: Proceedings of the 2008 International Conference of Embedded Real Time Software. 2008"}],"container-title":["Frontiers of Computer Science"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11704-013-2307-z.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11704-013-2307-z\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11704-013-2307-z","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,8,5]],"date-time":"2020-08-05T03:34:06Z","timestamp":1596598446000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11704-013-2307-z"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,10]]},"references-count":49,"journal-issue":{"issue":"5","published-print":{"date-parts":[[2013,10]]}},"alternative-id":["2307"],"URL":"https:\/\/doi.org\/10.1007\/s11704-013-2307-z","relation":{},"ISSN":["2095-2228","2095-2236"],"issn-type":[{"value":"2095-2228","type":"print"},{"value":"2095-2236","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,10]]}}}